




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                       |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                              |
| Number of LABs/CLBs            | 324                                                                                                                                   |
| Number of Logic Elements/Cells | 770                                                                                                                                   |
| Total RAM Bits                 | 10368                                                                                                                                 |
| Number of I/O                  | 144                                                                                                                                   |
| Number of Gates                | 8000                                                                                                                                  |
| Voltage - Supply               | 4.5V ~ 5.5V                                                                                                                           |
| Mounting Type                  | Through Hole                                                                                                                          |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                    |
| Package / Case                 | 191-BCPGA                                                                                                                             |
| Supplier Device Package        | 191-CPGA (47.24x47.24)                                                                                                                |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc4008e-4pg191i">https://www.e-xfl.com/product-detail/xilinx/xc4008e-4pg191i</a> |

### ***Input Thresholds***

The input thresholds of 5V devices can be globally configured for either TTL (1.2 V threshold) or CMOS (2.5 V threshold), just like XC2000 and XC3000 inputs. The two global adjustments of input threshold and output level are independent of each other. The XC4000XL family has an input threshold of 1.6V, compatible with both 3.3V CMOS and TTL levels.

### ***Global Signal Access to Logic***

There is additional access from global clocks to the F and G function generator inputs.

### ***Configuration Pin Pull-Up Resistors***

During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors. A pull-down resistor value of 4.7 k $\Omega$  is recommended.

The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors after configuration.

The PROGRAM input pin has a permanent weak pull-up.

### ***Soft Start-up***

Like the XC3000A, XC4000 Series devices have "Soft Start-up." When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. This feature avoids potential ground bounce when all outputs are turned on simultaneously. Immediately after start-up, the slew rate of the individual outputs is, as in the XC4000 family, determined by the individual configuration option.

### ***XC4000 and XC4000A Compatibility***

Existing XC4000 bitstreams can be used to configure an XC4000E device. XC4000A bitstreams must be recompiled for use with the XC4000E due to improved routing resources, although the devices are pin-for-pin compatible.

## **Additional Improvements in XC4000X Only**

### ***Increased Routing***

New interconnect in the XC4000X includes twenty-two additional vertical lines in each column of CLBs and twelve new horizontal lines in each row of CLBs. The twelve "Quad Lines" in each CLB row and column include optional repowering buffers for maximum speed. Additional high-performance routing near the IOBs enhances pin flexibility.

### ***Faster Input and Output***

A fast, dedicated early clock sourced by global clock buffers is available for the IOBs. To ensure synchronization with the regular global clocks, a Fast Capture latch driven by the early clock is available. The input data can be initially loaded into the Fast Capture latch with the early clock, then transferred to the input flip-flop or latch with the low-skew global clock. A programmable delay on the input can be used to avoid hold-time requirements. See ["IOB Input Signals" on page 20](#) for more information.

### ***Latch Capability in CLBs***

Storage elements in the XC4000X CLB can be configured as either flip-flops or latches. This capability makes the FPGA highly synthesis-compatible.

### ***IOB Output MUX From Output Clock***

A multiplexer in the IOB allows the output clock to select either the output data or the IOB clock enable as the output to the pad. Thus, two different data signals can share a single output pad, effectively doubling the number of device outputs without requiring a larger, more expensive package. This multiplexer can also be configured as an AND-gate to implement a very fast pin-to-pin path. See ["IOB Output Signals" on page 23](#) for more information.

### ***Additional Address Bits***

Larger devices require more bits of configuration data. A daisy chain of several large XC4000X devices may require a PROM that cannot be addressed by the eighteen address bits supported in the XC4000E. The XC4000X Series therefore extends the addressing in Master Parallel configuration mode to 22 bits.

### Set/Reset

An asynchronous storage element input (SR) can be configured as either set or reset. This configuration option determines the state in which each flip-flop becomes operational after configuration. It also determines the effect of a Global Set/Reset pulse during normal operation, and the effect of a pulse on the SR pin of the CLB. All three set/reset functions for any single flip-flop are controlled by the same configuration data bit.

The set/reset state can be independently specified for each flip-flop. This input can also be independently disabled for either flip-flop.


The set/reset state is specified by using the INIT attribute, or by placing the appropriate set or reset flip-flop library symbol.

SR is active High. It is not invertible within the CLB.

### Global Set/Reset

A separate Global Set/Reset line (not shown in Figure 1) sets or clears each storage element during power-up, re-configuration, or when a dedicated Reset net is driven active. This global net (GSR) does not compete with other routing resources; it uses a dedicated distribution network.

Each flip-flop is configured as either globally set or reset in the same way that the local set/reset (SR) is specified. Therefore, if a flip-flop is set by SR, it is also set by GSR. Similarly, a reset flip-flop is reset by both SR and GSR.



**Figure 2: Schematic Symbols for Global Set/Reset**

GSR can be driven from any user-programmable pin as a global reset input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GSR pin of the STARTUP symbol. (See Figure 2.) A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global Set/Reset signal.

Alternatively, GSR can be driven from any internal node.

### Data Inputs and Outputs

The source of a storage element data input is programmable. It is driven by any of the functions F', G', and H', or by the Direct In (DIN) block input. The flip-flops or latches drive the XQ and YQ CLB outputs.

Two fast feed-through paths are available, as shown in Figure 1. A two-to-one multiplexer on each of the XQ and YQ outputs selects between a storage element output and any of the control inputs. This bypass is sometimes used by the automated router to repower internal signals.

### Control Signals

Multiplexers in the CLB map the four control inputs (C1 - C4 in Figure 1) into the four internal control signals (H1, DIN/H2, SR/H0, and EC). Any of these inputs can drive any of the four internal control signals.

When the logic function is enabled, the four inputs are:

- EC — Enable Clock
- SR/H0 — Asynchronous Set/Reset or H function generator Input 0
- DIN/H2 — Direct In or H function generator Input 2
- H1 — H function generator Input 1.

When the memory function is enabled, the four inputs are:

- EC — Enable Clock
- WE — Write Enable
- D0 — Data Input to F and/or G function generator
- D1 — Data input to G function generator (16x1 and 16x2 modes) or 5th Address bit (32x1 mode).

### Using FPGA Flip-Flops and Latches

The abundance of flip-flops in the XC4000 Series invites pipelined designs. This is a powerful way of increasing performance by breaking the function into smaller subfunctions and executing them in parallel, passing on the results through pipeline flip-flops. This method should be seriously considered wherever throughput is more important than latency.

To include a CLB flip-flop, place the appropriate library symbol. For example, FDCE is a D-type flip-flop with clock enable and asynchronous clear. The corresponding latch symbol (for the XC4000X only) is called LDCE.

In XC4000 Series devices, the flip flops can be used as registers or shift registers without blocking the function generators from performing a different, perhaps unrelated task. This ability increases the functional capacity of the devices.

The CLB setup time is specified between the function generator inputs and the clock input K. Therefore, the specified CLB flip-flop setup time includes the delay through the function generator.

### Using Function Generators as RAM

Optional modes for each CLB make the memory look-up tables in the F' and G' function generators usable as an array of Read/Write memory cells. Available modes are level-sensitive (similar to the XC4000/A/H families), edge-triggered, and dual-port edge-triggered. Depending on the selected mode, a single CLB can be configured as either a 16x2, 32x1, or 16x1 bit array.

Supported CLB memory configurations and timing modes for single- and dual-port modes are shown in [Table 3](#).

XC4000 Series devices are the first programmable logic devices with edge-triggered (synchronous) and dual-port RAM accessible to the user. Edge-triggered RAM simplifies system timing. Dual-port RAM doubles the effective throughput of FIFO applications. These features can be individually programmed in any XC4000 Series CLB.

### Advantages of On-Chip and Edge-Triggered RAM

The on-chip RAM is extremely fast. The read access time is the same as the logic delay. The write access time is slightly slower. Both access times are much faster than any off-chip solution, because they avoid I/O delays.

Edge-triggered RAM, also called synchronous RAM, is a feature never before available in a Field Programmable Gate Array. The simplicity of designing with edge-triggered RAM, and the markedly higher achievable performance, add up to a significant improvement over existing devices with on-chip RAM.

Three application notes are available from Xilinx that discuss edge-triggered RAM: “XC4000E Edge-Triggered and Dual-Port RAM Capability,” “Implementing FIFOs in XC4000E RAM,” and “Synchronous and Asynchronous FIFO Designs.” All three application notes apply to both XC4000E and XC4000X RAM.

**Table 3: Supported RAM Modes**

|             | 16<br>x<br>1 | 16<br>x<br>2 | 32<br>x<br>1 | Edge-<br>Triggered<br>Timing | Level-<br>Sensitive<br>Timing |
|-------------|--------------|--------------|--------------|------------------------------|-------------------------------|
| Single-Port | √            | √            | √            | √                            | √                             |
| Dual-Port   | √            |              |              | √                            |                               |

### RAM Configuration Options

The function generators in any CLB can be configured as RAM arrays in the following sizes:

- Two 16x1 RAMs: two data inputs and two data outputs with identical or, if preferred, different addressing for each RAM
- One 32x1 RAM: one data input and one data output.

One F or G function generator can be configured as a 16x1 RAM while the other function generators are used to implement any function of up to 5 inputs.

Additionally, the XC4000 Series RAM may have either of two timing modes:

- Edge-Triggered (Synchronous): data written by the designated edge of the CLB clock. WE acts as a true clock enable.
- Level-Sensitive (Asynchronous): an external WE signal acts as the write strobe.

The selected timing mode applies to both function generators within a CLB when both are configured as RAM.

The number of read ports is also programmable:

- Single Port: each function generator has a common read and write port
- Dual Port: both function generators are configured together as a single 16x1 dual-port RAM with one write port and two read ports. Simultaneous read and write operations to the same or different addresses are supported.

RAM configuration options are selected by placing the appropriate library symbol.

### Choosing a RAM Configuration Mode

The appropriate choice of RAM mode for a given design should be based on timing and resource requirements, desired functionality, and the simplicity of the design process. Recommended usage is shown in [Table 4](#).

The difference between level-sensitive, edge-triggered, and dual-port RAM is only in the write operation. Read operation and timing is identical for all modes of operation.

**Table 4: RAM Mode Selection**

|                         | Level-Sens<br>itive | Edge-Trigg<br>ered | Dual-Port<br>Edge-Trigg<br>ered |
|-------------------------|---------------------|--------------------|---------------------------------|
| Use for New Designs?    | No                  | Yes                | Yes                             |
| Size (16x1, Registered) | 1/2 CLB             | 1/2 CLB            | 1 CLB                           |
| Simultaneous Read/Write | No                  | No                 | Yes                             |
| Relative Performance    | X                   | 2X                 | 2X (4X effective)               |


### RAM Inputs and Outputs

The F1-F4 and G1-G4 inputs to the function generators act as address lines, selecting a particular memory cell in each look-up table.

The functionality of the CLB control signals changes when the function generators are configured as RAM. The DIN/H2, H1, and SR/H0 lines become the two data inputs (D0, D1) and the Write Enable (WE) input for the 16x2 memory. When the 32x1 configuration is selected, D1 acts as the fifth address bit and D0 is the data input.


The contents of the memory cell(s) being addressed are available at the F' and G' function-generator outputs. They can exit the CLB through its X and Y outputs, or can be captured in the CLB flip-flop(s).

Configuring the CLB function generators as Read/Write memory does not affect the functionality of the other por-




X6752

**Figure 4: 16x2 (or 16x1) Edge-Triggered Single-Port RAM**




X6754

**Figure 5: 32x1 Edge-Triggered Single-Port RAM (F and G addresses are identical)**



**Figure 9: 16x2 (or 16x1) Level-Sensitive Single-Port RAM**

6



**Figure 10: 32x1 Level-Sensitive Single-Port RAM (F and G addresses are identical)**

or clear on reset and after configuration. Other than the global GSR net, no user-controlled set/reset signal is available to the I/O flip-flops. The choice of set or clear applies to both the initial state of the flip-flop and the response to the Global Set/Reset pulse. See [“Global Set/Reset” on page 11](#) for a description of how to use GSR.

### JTAG Support

Embedded logic attached to the IOBs contains test structures compatible with IEEE Standard 1149.1 for boundary scan testing, permitting easy chip and board-level testing. More information is provided in [“Boundary Scan” on page 42](#).

### Three-State Buffers

A pair of 3-state buffers is associated with each CLB in the array. (See [Figure 27 on page 30](#).) These 3-state buffers can be used to drive signals onto the nearest horizontal longlines above and below the CLB. They can therefore be used to implement multiplexed or bidirectional buses on the horizontal longlines, saving logic resources. Programmable pull-up resistors attached to these longlines help to implement a wide wired-AND function.

The buffer enable is an active-High 3-state (i.e. an active-Low enable), as shown in [Table 13](#).

Another 3-state buffer with similar access is located near each I/O block along the right and left edges of the array. (See [Figure 33 on page 34](#).)

The horizontal longlines driven by the 3-state buffers have a weak keeper at each end. This circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Special longlines running along the perimeter of the array can be used to wire-AND signals coming from nearby IOBs or from internal longlines. These longlines form the wide edge decoders discussed in [“Wide Edge Decoders” on page 27](#).

### Three-State Buffer Modes

The 3-state buffers can be configured in three modes:

- Standard 3-state buffer
- Wired-AND with input on the I pin
- Wired OR-AND

### Standard 3-State Buffer

All three pins are used. Place the library element BUFT. Connect the input to the I pin and the output to the O pin. The T pin is an active-High 3-state (i.e. an active-Low enable). Tie the T pin to Ground to implement a standard buffer.

### Wired-AND with Input on the I Pin

The buffer can be used as a Wired-AND. Use the WAND1 library symbol, which is essentially an open-drain buffer. WAND4, WAND8, and WAND16 are also available. See the *XACT Libraries Guide* for further information.

The T pin is internally tied to the I pin. Connect the input to the I pin and the output to the O pin. Connect the outputs of all the WAND1s together and attach a PULLUP symbol.

### Wired OR-AND

The buffer can be configured as a Wired OR-AND. A High level on either input turns off the output. Use the WOR2AND library symbol, which is essentially an open-drain 2-input OR gate. The two input pins are functionally equivalent. Attach the two inputs to the I0 and I1 pins and tie the output to the O pin. Tie the outputs of all the WOR2ANDs together and attach a PULLUP symbol.

### Three-State Buffer Examples


[Figure 21](#) shows how to use the 3-state buffers to implement a wired-AND function. When all the buffer inputs are High, the pull-up resistor(s) provide the High output.

[Figure 22](#) shows how to use the 3-state buffers to implement a multiplexer. The selection is accomplished by the buffer 3-state signal.

Pay particular attention to the polarity of the T pin when using these buffers in a design. Active-High 3-state (T) is identical to an active-Low output enable, as shown in [Table 13](#).


**Table 13: Three-State Buffer Functionality**

| IN | T | OUT |
|----|---|-----|
| X  | 1 | Z   |
| IN | 0 | IN  |



**Figure 21: Open-Drain Buffers Implement a Wired-AND Function**







- ☐ Common to XC4000E and XC4000X
- ☐ XC4000X only
- ☐ Programmable Switch Matrix

**Figure 27: Detail of Programmable Interconnect Associated with XC4000 Series CLB**





**Figure 31: High-Level Routing Diagram of XC4000 Series VersaRing (Left Edge)**  
WED = Wide Edge Decoder, IOB = I/O Block (shaded arrows indicate XC4000X only)



**Figure 32: XC4000X Octal I/O Routing**

The top and bottom Global Early buffers are about 1 ns slower clock to out than the left and right Global Early buffers.

The Global Early buffers can be driven by either semi-dedicated pads or internal logic. They share pads with the Global Low-Skew buffers, so a single net can drive both global buffers, as described above.

To use a Global Early buffer, place a BUFGE element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGE be placed in one of the two Global Early buffers on the top edge of the device, or a LOC=TR to indicate the Global Early buffer on the top edge of the device, on the right.

## Power Distribution

Power for the FPGA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the FPGA, a dedicated Vcc and Ground ring surrounding the logic array provides power to the I/O drivers, as shown in [Figure 39](#). An independent matrix of Vcc and Ground lines supplies the interior logic of the device.

This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately de-coupled. Typically, a 0.1  $\mu$ F capacitor connected between each Vcc pin and the board's Ground plane will provide adequate de-coupling.

Output buffers capable of driving/sinking the specified 12 mA loads under specified worst-case conditions may be capable of driving/sinking up to 10 times as much current under best case conditions.

Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the Ground pads. The I/O Block output buffers have a slew-rate limited mode (default) which should be used where output rise and fall times are not speed-critical.




Figure 39: XC4000 Series Power Distribution

## Pin Descriptions

There are three types of pins in the XC4000 Series devices:

- Permanently dedicated pins
- User I/O pins that can have special functions
- Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with a 50 k $\Omega$  - 100 k $\Omega$  pull-up resistor.

After configuration, if an IOB is unused it is configured as an input with a 50 k $\Omega$  - 100 k $\Omega$  pull-up resistor.

XC4000 Series devices have no dedicated Reset input. Any user I/O can be configured to drive the Global Set/Reset net, GSR. See ["Global Set/Reset" on page 11](#) for more information on GSR.

XC4000 Series devices have no Powerdown control input, as the XC3000 and XC2000 families do. The XC3000/XC2000 Powerdown control also 3-stated all of the device

I/O pins. For XC4000 Series devices, use the global 3-state net, GTS, instead. This net 3-states all outputs, but does not place the device in low-power mode. See ["IOB Output Signals" on page 23](#) for more information on GTS.

Device pins for XC4000 Series devices are described in [Table 16](#). Pin functions during configuration for each of the seven configuration modes are summarized in [Table 22 on page 58](#), in the "Configuration Timing" section.

**Table 16: Pin Descriptions (Continued)**

| Pin Name                                                  | I/O During Config. | I/O After Config. | Pin Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-----------------------------------------------------------|--------------------|-------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $\overline{CS0}$ , CS1, $\overline{WS}$ , $\overline{RS}$ | I                  | I/O               | These four inputs are used in Asynchronous Peripheral mode. The chip is selected when $\overline{CS0}$ is Low and CS1 is High. While the chip is selected, a Low on Write Strobe ( $\overline{WS}$ ) loads the data present on the D0 - D7 inputs into the internal data buffer. A Low on Read Strobe ( $\overline{RS}$ ) changes D7 into a status output — High if Ready, Low if Busy — and drives D0 - D6 High.<br>In Express mode, CS1 is used as a serial-enable signal for daisy-chaining. $\overline{WS}$ and $\overline{RS}$ should be mutually exclusive, but if both are Low simultaneously, the Write Strobe overrides. After configuration, these are user-programmable I/O pins. |
| A0 - A17                                                  | O                  | I/O               | During Master Parallel configuration, these 18 output pins address the configuration EPROM. After configuration, they are user-programmable I/O pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| A18 - A21 (XC4003XL to XC4085XL)                          | O                  | I/O               | During Master Parallel configuration with an XC4000X master, these 4 output pins add 4 more bits to address the configuration EPROM. After configuration, they are user-programmable I/O pins. (See Master Parallel Configuration section for additional details.)                                                                                                                                                                                                                                                                                                                                                                                                                           |
| D0 - D7                                                   | I                  | I/O               | During Master Parallel and Peripheral configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| DIN                                                       | I                  | I/O               | During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. During Parallel configuration, DIN is the D0 input. After configuration, DIN is a user-programmable I/O pin.                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| DOUT                                                      | O                  | I/O               | During configuration in any mode but Express mode, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input.<br>In Express mode for XC4000E and XC4000X only, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices. After configuration, DOUT is a user-programmable I/O pin.                                                                                                                                                                                        |
| <b>Unrestricted User-Programmable I/O Pins</b>            |                    |                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| I/O                                                       | Weak Pull-up       | I/O               | These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor (25 k $\Omega$ - 100 k $\Omega$ ) that defines the logic level as High.                                                                                                                                                                                                                                                                                                                                                                                                                                  |

## Boundary Scan

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.

The XC4000 Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details

of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset for the control logic, is described in the standard but is not implemented in Xilinx devices.

The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note XAPP 017: "*Boundary Scan in XC4000 Devices*."

Figure 40 on page 43 shows a simplified block diagram of the XC4000E Input/Output Block with boundary scan implemented. XC4000X boundary scan logic is identical.

Figure 41 on page 44 is a diagram of the XC4000 Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

XC4000 Series devices can also be configured through the boundary scan logic. See "Readback" on page 55.

## Data Registers


The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-State Control. Non-IOB pins have appropriate partial bit population for In or Out only. PROGRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the

data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.


The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).



**Figure 40: Block Diagram of XC4000E IOB with Boundary Scan (some details not shown). XC4000X Boundary Scan Logic is Identical.**

**Table 17: Boundary Scan Instructions**

| Instruction | I2 | I1 | I0 | Test Selected      | TDO Source         | I/O Data Source |
|-------------|----|----|----|--------------------|--------------------|-----------------|
| 0           | 0  | 0  | 0  | EXTEST             | DR                 | DR              |
| 0           | 0  | 0  | 1  | SAMPLE/PR<br>ELOAD | DR                 | Pin/Logic       |
| 0           | 1  | 0  | 0  | USER 1             | BSCAN.<br>TDO1     | User Logic      |
| 0           | 1  | 1  | 1  | USER 2             | BSCAN.<br>TDO2     | User Logic      |
| 1           | 0  | 0  | 0  | READBACK           | Readback<br>Data   | Pin/Logic       |
| 1           | 0  | 1  | 1  | CONFIGURE          | DOUT               | Disabled        |
| 1           | 1  | 0  | 0  | Reserved           | —                  | —               |
| 1           | 1  | 1  | 1  | BYPASS             | Bypass<br>Register | —               |



X6075

**Figure 42: Boundary Scan Bit Sequence**


## Avoiding Inadvertent Boundary Scan

If TMS or TCK is used as user I/O, care must be taken to ensure that at least one of these pins is held constant during configuration. In some applications, a situation may occur where TMS or TCK is driven during configuration. This may cause the device to go into boundary scan mode and disrupt the configuration process.

To prevent activation of boundary scan during configuration, do either of the following:

- TMS: Tie High to put the Test Access Port controller in a benign RESET state
- TCK: Tie High or Low—don't toggle this clock input.

For more information regarding boundary scan, refer to the Xilinx Application Note XAPP 017.001, "Boundary Scan in XC4000E Devices."



**Figure 43: Boundary Scan Schematic Example**

## Configuration

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. XC4000 Series devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The XACT<sup>step</sup> development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

## Special Purpose Pins

Three configuration mode pins (M2, M1, M0) are sampled prior to configuration to determine the configuration mode. After configuration, these pins can be used as auxiliary connections. M2 and M0 can be used as inputs, and M1 can be used as an output. The XACT<sup>step</sup> development system does not use these resources unless they are explicitly specified in the design entry. This is done by placing a special pad symbol called MD2, MD1, or MD0 instead of the input or output pad symbol.

In XC4000 Series devices, the mode pins have weak pull-up resistors during configuration. With all three mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the mode pins can be left unconnected. (Note, however, that the internal pull-up resistor value can be as high as 100 kΩ.) After configuration, these pins can individually have weak pull-up or pull-down resistors, as specified in the design. A pull-down resistor value of 4.7 kΩ is recommended.

These pins are located in the lower left chip corner and are near the readback nets. This location allows convenient routing if compatibility with the XC2000 and XC3000 family conventions of M0/RT, M1/RD is desired.

Low. During this time delay, or as long as the  $\overline{\text{PROGRAM}}$  input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the  $\overline{\text{PROGRAM}}$  pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the  $\overline{\text{INIT}}$  input.

### Initialization

During initialization and configuration, user pins  $\text{HDC}$ ,  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and  $\text{DONE}$  provide status outputs for the system interface. The outputs  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and  $\text{DONE}$  are held Low and  $\text{HDC}$  is held High starting at the initial application of power.

The open drain  $\overline{\text{INIT}}$  pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250  $\mu\text{s}$  (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive  $\overline{\text{INIT}}$ . Two internal clocks after the  $\overline{\text{INIT}}$  pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded. Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain,  $\text{DOUT}$  is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain  $\overline{\text{INIT}}$  pin Low. After all configuration frames have been loaded into an FPGA,  $\text{DOUT}$  again follows the input data so that the remaining data is passed on to the next device.

### Delaying Configuration After Power-Up

There are two methods of delaying configuration after power-up: put a logic Low on the  $\overline{\text{PROGRAM}}$  input, or pull the bidirectional  $\overline{\text{INIT}}$  pin Low, using an open-collector (open-drain) driver. (See [Figure 46 on page 50](#).)

A Low on the  $\overline{\text{PROGRAM}}$  input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as  $\overline{\text{PROGRAM}}$  is Low, the FPGA keeps clearing its configuration memory. When  $\overline{\text{PROGRAM}}$  goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the  $\overline{\text{INIT}}$  input is not externally held Low. Note that a Low on the  $\overline{\text{PROGRAM}}$  input automatically forces a Low on the  $\overline{\text{INIT}}$  output. The XC4000 Series  $\overline{\text{PROGRAM}}$  pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold  $\overline{\text{INIT}}$  Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When  $\overline{\text{INIT}}$  is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250  $\mu\text{s}$  to make sure that any slaves in the optional daisy chain have seen that  $\overline{\text{INIT}}$  is High.

### Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

[Figure 47](#) describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the STARTUP library symbol.

### Start-up Timing

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence.  $\text{DONE}$  goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility.  $\text{DONE}$  can be programmed to go High one CCLK period before or after the I/O become active. Independent of  $\text{DONE}$ , the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events —  $\text{DONE}$  going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.



The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in [Figure 47](#), but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK\_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK\_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bit-stream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

### Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks

received since  $\overline{\text{INIT}}$  went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in [Figure 48](#). Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called “Start-up Timing Synchronous to Done In” and is selected by either CCLK\_SYNC or UCLK\_SYNC.

When DONE is not used as an input, the operation is called “Start-up Timing Not Synchronous to DONE In,” and is selected by either CCLK\_NOSYNC or UCLK\_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

### Start-up from CCLK


If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in [Figure 47](#) show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.



## XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



X1790

6

### E/EX

|           | Description                                    | Symbol       | Min | Max | Units |
|-----------|------------------------------------------------|--------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 $T_{RTRC}$ | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 $T_{RCRT}$ | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 $T_{RCRD}$ | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 $T_{RCRR}$ | -   | 250 | ns    |
|           | High time                                      | 5 $T_{RCH}$  | 250 | 500 | ns    |
|           | Low time                                       | 4 $T_{RCL}$  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

### XL

|           | Description                                    | Symbol       | Min | Max | Units |
|-----------|------------------------------------------------|--------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 $T_{RTRC}$ | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 $T_{RCRT}$ | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 $T_{RCRD}$ | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 $T_{RCRR}$ | -   | 250 | ns    |
|           | High time                                      | 5 $T_{RCH}$  | 250 | 500 | ns    |
|           | Low time                                       | 4 $T_{RCL}$  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

## Configuration Timing

The seven configuration modes are discussed in detail in this section. Timing specifications are included.

## Slave Serial Mode


In Slave Serial mode, an external signal drives the CCLK input of the FPGA. The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin.


There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

**Figure 51** shows a full master/slave system. An XC4000 Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a <111> on the mode pins (M2, M1, M0). Slave Serial is the default mode if the mode pins are left unconnected, as they have weak pull-up resistors during configuration.



**Figure 51: Master/Slave Serial Mode Circuit Diagram**



|      | Description | Symbol |                  | Min | Max | Units |
|------|-------------|--------|------------------|-----|-----|-------|
| CCLK | DIN setup   | 1      | T <sub>DCC</sub> | 20  |     | ns    |
|      | DIN hold    | 2      | T <sub>CCD</sub> | 0   |     | ns    |
|      | DIN to DOUT | 3      | T <sub>CCO</sub> |     | 30  | ns    |
|      | High time   | 4      | T <sub>CCH</sub> | 45  |     | ns    |
|      | Low time    | 5      | T <sub>CCL</sub> | 45  |     | ns    |
|      | Frequency   |        | F <sub>CC</sub>  |     | 10  | MHz   |

Note: Configuration must be delayed until the  $\overline{\text{INIT}}$  pins of all daisy-chained FPGAs are High.

**Figure 52: Slave Serial Mode Programming Switching Characteristics**

## Master Parallel Modes

In the two Master Parallel modes, the lead FPGA directly addresses an industry-standard byte-wide EPROM, and accepts eight data bits just before incrementing or decrementing the address outputs.

The eight data bits are serialized in the lead FPGA, which then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data (and also changes the EPROM address) until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

The PROM address pins can be incremented or decremented, depending on the mode pin settings. This option allows the FPGA to share the PROM with a wide variety of microprocessors and micro controllers. Some processors must boot from the bottom of memory (all zeros) while others must boot from the top. The FPGA is flexible and can load its configuration bitstream from either end of the memory.

Master Parallel Up mode is selected by a <100> on the mode pins (M2, M1, M0). The EPROM addresses start at 00000 and increment.

Master Parallel Down mode is selected by a <110> on the mode pins. The EPROM addresses start at 3FFFF and decrement.


### Additional Address lines in XC4000 devices

The XC4000X devices have additional address lines (A18-A21) allowing the additional address space required to daisy-chain several large devices.

The extra address lines are programmable in XC4000EX devices. By default these address lines are not activated. In the default mode, the devices are compatible with existing XC4000 and XC4000E products. If desired, the extra address lines can be used by specifying the address lines option in bitgen as 22 (bitgen -g AddressLines:22). The lines (A18-A21) are driven when a master device detects, via the bitstream, that it should be using all 22 address lines. Because these pins will initially be pulled high by internal pull-ups, designers using Master Parallel Up mode should use external pull down resistors on pins A18-A21. If Master Parallel Down mode is used external resistors are not necessary.

All 22 address lines are always active in Master Parallel modes with XC4000XL devices. The additional address lines behave identically to the lower order address lines. If the Address Lines option in bitgen is set to 18, it will be ignored by the XC4000XL device.

The additional address lines (A18-A21) are not available in the PC84 package.



**Figure 54: Master Parallel Mode Circuit Diagram**

**Table 25: Component Availability Chart for XC4000E FPGAs**

|         | PINS | TYPE | CODE | 84          | 100         | 100         | 120        | 144         | 156        | 160         | 191        | 208            | 208         | 223        | 225        | 240            | 240         | 299        | 304           |
|---------|------|------|------|-------------|-------------|-------------|------------|-------------|------------|-------------|------------|----------------|-------------|------------|------------|----------------|-------------|------------|---------------|
|         |      |      |      | Plast. PLCC | Plast. PQFP | Plast. VQFP | Ceram. PGA | Plast. TQFP | Ceram. PGA | Plast. PQFP | Ceram. PGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | Plast. BGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | High-Perf. QF |
|         |      |      |      | PC84        | PQ100       | VQ100       | PG120      | TQ144       | PG156      | PQ160       | PG191      | HQ208          | PQ208       | PG223      | BG225      | HQ240          | PQ240       | PG299      | HQ304         |
| XC4003E | -4   | C I  | C I  | C I         | C I         |             |            |             |            |             |            |                |             |            |            |                |             |            |               |
|         | -3   | C I  | C I  | C I         | C I         |             |            |             |            |             |            |                |             |            |            |                |             |            |               |
|         | -2   | C I  | C I  | C I         | C I         |             |            |             |            |             |            |                |             |            |            |                |             |            |               |
|         | -1   | C    | C    | C           | C           |             |            |             |            |             |            |                |             |            |            |                |             |            |               |
| XC4005E | -4   | C I  | C I  |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -3   | C I  | C I  |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -2   | C I  | C I  |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -1   | C    | C    |             |             |             |            | C           | C          | C           |            |                | C           |            |            |                |             |            |               |
| XC4006E | -4   | C I  |      |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -3   | C I  |      |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -2   | C I  |      |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -1   | C    |      |             |             |             |            | C           | C          | C           |            |                | C           |            |            |                |             |            |               |
| XC4008E | -4   | C I  |      |             |             |             |            |             |            | C I         | C I        |                | C I         |            |            |                |             |            |               |
|         | -3   | C I  |      |             |             |             |            |             |            | C I         | C I        |                | C I         |            |            |                |             |            |               |
|         | -2   | C I  |      |             |             |             |            |             |            | C I         | C I        |                | C I         |            |            |                |             |            |               |
|         | -1   | C    |      |             |             |             |            |             |            | C           | C          |                | C           |            |            |                |             |            |               |
| XC4010E | -4   | C I  |      |             |             |             |            |             |            | C I         | C I        | C I            | C I         |            |            | C I            |             |            |               |
|         | -3   | C I  |      |             |             |             |            |             |            | C I         | C I        | C I            | C I         |            |            | C I            |             |            |               |
|         | -2   | C I  |      |             |             |             |            |             |            | C I         | C I        | C I            | C I         |            |            | C I            |             |            |               |
|         | -1   | C    |      |             |             |             |            |             |            | C           | C          | C              | C           |            |            | C              |             |            |               |
| XC4013E | -4   |      |      |             |             |             |            |             |            | C I         |            | C I            | C I         | C I        | C I        | C I            | C I         |            |               |
|         | -3   |      |      |             |             |             |            |             |            | C I         |            | C I            | C I         | C I        | C I        | C I            | C I         |            |               |
|         | -2   |      |      |             |             |             |            |             |            | C I         |            | C I            | C I         | C I        | C I        | C I            | C I         |            |               |
|         | -1   |      |      |             |             |             |            |             |            | C           |            | C              | C           | C          | C          | C              | C           |            |               |
| XC4020E | -4   |      |      |             |             |             |            |             |            |             |            | C I            |             | C I        |            | C I            |             |            |               |
|         | -3   |      |      |             |             |             |            |             |            |             |            | C I            |             | C I        |            | C I            |             |            |               |
|         | -2   |      |      |             |             |             |            |             |            |             |            | C I            |             | C I        |            | C I            |             |            |               |
|         | -1   |      |      |             |             |             |            |             |            |             |            | C              |             | C          |            | C              |             |            |               |
| XC4025E | -4   |      |      |             |             |             |            |             |            |             |            |                |             | C I        |            | C I            |             | C I        | C I           |
|         | -3   |      |      |             |             |             |            |             |            |             |            |                |             | C I        |            | C I            |             | C I        | C I           |
|         | -2   |      |      |             |             |             |            |             |            |             |            |                |             | C          |            | C              |             | C          | C             |

1/29/99

C = Commercial  $T_J = 0^\circ$  to  $+85^\circ\text{C}$

I = Industrial  $T_J = -40^\circ\text{C}$  to  $+100^\circ\text{C}$

**Table 26: Component Availability Chart for XC4000EX FPGAs**

|          | PINS | TYPE | CODE | 208            | 240            | 299        | 304            | 352        | 411        | 432        |
|----------|------|------|------|----------------|----------------|------------|----------------|------------|------------|------------|
|          |      |      |      | High-Perf. QFP | High-Perf. QFP | Ceram. PGA | High-Perf. QFP | Plast. BGA | Ceram. PGA | Plast. BGA |
|          |      |      |      | HQ208          | HQ240          | PG299      | HQ304          | BG352      | PG411      | BG432      |
| XC4028EX | -4   | C I  | C I  | C I            | C I            | C I        | C I            | C I        |            |            |
|          | -3   | C I  | C I  | C I            | C I            | C I        | C I            | C I        |            |            |
|          | -2   | C    | C    | C              | C              | C          | C              | C          |            |            |
| XC4036EX | -4   |      |      | C I            | C I            |            | C I            | C I        | C I        | C I        |
|          | -3   |      |      | C I            | C I            |            | C I            | C I        | C I        | C I        |
|          | -2   |      |      | C              | C              |            | C              | C          | C          | C          |

1/29/99

C = Commercial  $T_J = 0^\circ$  to  $+85^\circ\text{C}$

I = Industrial  $T_J = -40^\circ\text{C}$  to  $+100^\circ\text{C}$

## User I/O Per Package

Table 27, Table 28, and Table 29 show the number of user I/Os available in each package for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at <http://www.xilinx.com> for the latest revision of the specifications.

**Table 27: User I/O Chart for XC4000XL FPGAs**

| Device   | Max I/O | Maximum User Accessible I/O by Package Type |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
|----------|---------|---------------------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
|          |         | PC84                                        | PQ100 | VQ100 | TQ144 | HT144 | HQ160 | PQ160 | TQ176 | HT176 | HQ208 | PQ208 | HQ240 | PQ240 | BG256 | PG299 | HQ304 | BG352 | PG411 | BG432 | PG475 | PG559 | BG560 |
| XC4002XL | 64      | 61                                          | 64    | 64    |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| XC4005XL | 112     | 61                                          | 77    | 77    | 112   |       |       | 112   |       |       |       | 112   |       |       |       |       |       |       |       |       |       |       |       |
| XC4010XL | 160     | 61                                          | 77    |       | 113   |       |       | 129   | 145   |       |       | 160   |       |       | 160   |       |       |       |       |       |       |       |       |
| XC4013XL | 192     |                                             |       |       |       | 113   |       | 129   |       | 145   |       | 160   |       | 192   | 192   |       |       |       |       |       |       |       |       |
| XC4020XL | 224     |                                             |       |       |       | 113   |       | 129   |       | 145   |       | 160   |       | 192   | 205   |       |       |       |       |       |       |       |       |
| XC4028XL | 256     |                                             |       |       |       |       | 129   |       |       |       | 160   |       | 193   |       | 205   | 256   | 256   | 256   |       |       |       |       |       |
| XC4036XL | 288     |                                             |       |       |       |       | 129   |       |       |       | 160   |       | 193   |       |       |       | 256   | 288   | 288   | 288   |       |       |       |
| XC4044XL | 320     |                                             |       |       |       |       | 129   |       |       |       | 160   |       | 193   |       |       |       | 256   | 289   | 320   | 320   |       |       |       |
| XC4052XL | 352     |                                             |       |       |       |       |       |       |       |       |       |       | 193   |       |       |       | 256   |       | 352   | 352   |       |       | 352   |
| XC4062XL | 384     |                                             |       |       |       |       |       |       |       |       |       |       | 193   |       |       |       | 256   |       |       | 352   | 384   |       | 384   |
| XC4085XL | 448     |                                             |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       | 352   |       | 448   | 448   |

1/29/99

**Table 28: User I/O Chart for XC4000E FPGAs**

| Device  | Max I/O | Maximum User Accessible I/O by Package Type |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
|---------|---------|---------------------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
|         |         | PC84                                        | PQ100 | VQ100 | PG120 | TQ144 | PG156 | PQ160 | PG191 | HQ208 | PQ208 | PG223 | BG225 | HQ240 | PQ240 | PG299 | HQ304 |
| XC4003E | 80      | 61                                          | 77    | 77    | 80    |       |       |       |       |       |       |       |       |       |       |       |       |
| XC4005E | 112     | 61                                          | 77    |       |       | 112   | 112   | 112   |       |       | 112   |       |       |       |       |       |       |
| XC4006E | 128     | 61                                          |       |       |       | 113   | 125   | 128   |       |       | 128   |       |       |       |       |       |       |
| XC4008E | 144     | 61                                          |       |       |       |       |       | 129   | 144   |       | 144   |       |       |       |       |       |       |
| XC4010E | 160     | 61                                          |       |       |       |       |       | 129   | 160   | 160   | 160   |       | 160   |       |       |       |       |
| XC4013E | 192     |                                             |       |       |       |       |       | 129   |       | 160   | 160   | 192   | 192   | 192   | 192   |       |       |
| XC4020E | 224     |                                             |       |       |       |       |       |       |       | 160   |       | 192   |       | 193   |       |       |       |
| XC4025E | 256     |                                             |       |       |       |       |       |       |       |       |       | 192   |       | 193   |       | 256   | 256   |

1/29/99

**Table 29: User I/O Chart for XC4000EX FPGAs**

| Device   | Max I/O | Maximum User Accessible I/O by Package Type |       |       |       |       |       |       |
|----------|---------|---------------------------------------------|-------|-------|-------|-------|-------|-------|
|          |         | HQ208                                       | HQ240 | PG299 | HQ304 | BG352 | PG411 | BG432 |
| XC4028EX | 256     | 160                                         | 193   | 256   | 256   | 256   |       |       |
| XC4036EX | 288     |                                             | 193   |       | 256   | 288   | 288   | 288   |

1/29/99

## XC4000 Series Electrical Characteristics and Device-Specific Pinout Table


For the latest Electrical Characteristics and package/pinout information for each XC4000 Family, see the Xilinx web site at

[http://www.xilinx.com/xlnx/xweb/xil\\_publications\\_index.jsp](http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp)

## Ordering Information

### Example:

# XC4013E-3HQ240C



X9020

## Revision Control

| Version       | Description                                                                                                                                                                |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3/30/98 (1.5) | Updated XC4000XL timing and added XC4002XL                                                                                                                                 |
| 1/29/99 (1.5) | Updated pin diagrams                                                                                                                                                       |
| 5/14/99 (1.6) | Replaced Electrical Specification and pinout pages for E, EX, and XL families with separate updates and added URL link for electrical specifications/pinouts for Web users |