
# E·XFL

#### AMD Xilinx - XC4010E-4PQ160I Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	400
Number of Logic Elements/Cells	950
Total RAM Bits	12800
Number of I/O	129
Number of Gates	10000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc4010e-4pq160i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## XC4000E and XC4000X Series Compared to the XC4000

For readers already familiar with the XC4000 family of Xilinx Field Programmable Gate Arrays, the major new features in the XC4000 Series devices are listed in this section. The biggest advantages of XC4000E and XC4000X devices are significantly increased system speed, greater capacity, and new architectural features, particularly Select-RAM memory. The XC4000X devices also offer many new routing features, including special high-speed clock buffers that can be used to capture input data with minimal delay.

Any XC4000E device is pinout- and bitstream-compatible with the corresponding XC4000 device. An existing XC4000 bitstream can be used to program an XC4000E device. However, since the XC4000E includes many new features, an XC4000E bitstream cannot be loaded into an XC4000 device.

XC4000X Series devices are not bitstream-compatible with equivalent array size devices in the XC4000 or XC4000E families. However, equivalent array size devices, such as the XC4025, XC4025E, XC4028EX, and XC4028XL, are pinout-compatible.

#### Improvements in XC4000E and XC4000X

#### Increased System Speed

XC4000E and XC4000X devices can run at synchronous system clock rates of up to 80 MHz, and internal performance can exceed 150 MHz. This increase in performance over the previous families stems from improvements in both device processing and system architecture. XC4000 Series devices use a sub-micron multi-layer metal process. In addition, many architectural improvements have been made, as described below.

The XC4000XL family is a high performance 3.3V family based on  $0.35\mu$  SRAM technology and supports system speeds to 80 MHz.

#### PCI Compliance

XC4000 Series -2 and faster speed grades are fully PCI compliant. XC4000E and XC4000X devices can be used to implement a one-chip PCI solution.

#### Carry Logic

The speed of the carry logic chain has increased dramatically. Some parameters, such as the delay on the carry chain through a single CLB (TBYP), have improved by as much as 50% from XC4000 values. See "Fast Carry Logic" on page 18 for more information.

#### Select-RAM Memory: Edge-Triggered, Synchronous RAM Modes

The RAM in any CLB can be configured for synchronous, edge-triggered, write operation. The read operation is not affected by this change to an edge-triggered write.

#### **Dual-Port RAM**

A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write.

The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.

#### Configurable RAM Content

The RAM content can now be loaded at configuration time, so that the RAM starts up with user-defined data.

#### H Function Generator


In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.

#### **IOB Clock Enable**

The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.

#### **Output Drivers**

The output pull-up structure defaults to a TTL-like totem-pole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc, just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to Vcc. Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to Vcc, whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below Vcc.



#### Figure 7: 16x1 Edge-Triggered Dual-Port RAM

Figure 8 shows the write timing for level-sensitive, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port level-sensitive mode are shown in Table 7.

Figure 9 and Figure 10 show block diagrams of a CLB configured as 16x2 and 32x1 level-sensitive, single-port RAM.


#### Initializing RAM at Configuration

Both RAM and ROM implementations of the XC4000 Series devices are initialized during configuration. The initial contents are defined via an INIT attribute or property attached to the RAM or ROM symbol, as described in the schematic library guide. If not defined, all RAM contents are initialized to all zeros, by default.

RAM initialization occurs only during configuration. The RAM content is not affected by Global Set/Reset.

#### Table 7: Single-Port Level-Sensitive RAM Signals

RAM Signal	CLB Pin	Function
D	D0 or D1	Data In
A[3:0]	F1-F4 or G1-G4	Address
WE	WE	Write Enable
0	F' or G'	Data Out





XILINX<sup>®</sup>

#### Fast Carry Logic

Each CLB F and G function generator contains dedicated arithmetic logic for the fast generation of carry and borrow signals. This extra output is passed on to the function generator in the adjacent CLB. The carry chain is independent of normal routing resources.

Dedicated fast carry logic greatly increases the efficiency and performance of adders, subtractors, accumulators, comparators and counters. It also opens the door to many new applications involving arithmetic operation, where the previous generations of FPGAs were not fast enough or too inefficient. High-speed address offset calculations in microprocessor or graphics systems, and high-speed addition in digital signal processing are two typical applications.

The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods like carry generate/propagate are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level.

This fast carry logic is one of the more significant features of the XC4000 Series, speeding up arithmetic and counting into the 70 MHz range.

The carry chain in XC4000E devices can run either up or down. At the top and bottom of the columns where there are no CLBs above or below, the carry is propagated to the right. (See Figure 11.) In order to improve speed in the high-capacity XC4000X devices, which can potentially have very long carry chains, the carry chain travels upward only, as shown in Figure 12. Additionally, standard interconnect can be used to route a carry signal in the downward direction.

Figure 13 on page 19 shows an XC4000E CLB with dedicated fast carry logic. The carry logic in the XC4000X is similar, except that COUT exits at the top only, and the signal CINDOWN does not exist. As shown in Figure 13, the carry logic shares operand and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 14 on page 20 shows the details of the carry logic for the XC4000E. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 13. The XC4000X carry logic is very similar, but a multiplexer on the pass-through carry chain has been eliminated to reduce delay. Additionally, in the XC4000X the multiplexer on the G4 path has a memory-programmable 0 input, which permits G4 to directly connect to COUT. G4 thus becomes an additional high-speed initialization path for carry-in.

The dedicated carry logic is discussed in detail in Xilinx document XAPP 013: "Using the Dedicated Carry Logic in

*XC4000.*" This discussion also applies to XC4000E devices, and to XC4000X devices when the minor logic changes are taken into account.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.




Figure 11: Available XC4000E Carry Propagation Paths




Figure 12: Available XC4000X Carry Propagation Paths (dotted lines use general interconnect)



 Table 8: Supported Sources for XC4000 Series Device

 Inputs

		0E/EX Inputs	XC4000XL Series Inputs
Source	5 V, TTL	5 V, CMOS	3.3 V CMOS
Any device, Vcc = 3.3 V, CMOS outputs		Unreli	
XC4000 Series, Vcc = 5 V, TTL outputs	$\checkmark$	-able Data	
Any device, $Vcc = 5 V$ , TTL outputs (Voh $\leq 3.7 V$ )	$\checkmark$	Data	
Any device, Vcc = 5 V, CMOS outputs	$\checkmark$	V	$\checkmark$

#### XC4000XL 5-Volt Tolerant I/Os

The I/Os on the XC4000XL are fully 5-volt tolerant even though the V<sub>CC</sub> is 3.3 volts. This allows 5 V signals to directly connect to the XC4000XL inputs without damage, as shown in Table 8. In addition, the 3.3 volt V<sub>CC</sub> can be applied before or after 5 volt signals are applied to the I/Os. This makes the XC4000XL immune to power supply sequencing problems.

#### **Registered Inputs**

The I1 and I2 signals that exit the block can each carry either the direct or registered input signal.

The input and output storage elements in each IOB have a common clock enable input, which, through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC pin on the XC4000 Series CLB. It cannot be inverted within the IOB.

The storage element behavior is shown in Table 9.

## Table 9: Input Register Functionality(active rising edge is shown)

Mode	Clock	Clock Enable	D	Q
Power-Up or GSR	Х	X	X	SR
Flip-Flop		1*	D	D
	0	Х	Х	Q
Latch	1	1*	Х	Q
	0	1*	D	D
Both	Х	0	Х	Q

Legend:

Х

\_ Don't care

Rising edge

SR Set or Reset value. Reset is default.

0\* Input is Low or unconnected (default value)

1\* Input is High or unconnected (default value)

#### **Optional Delay Guarantees Zero Hold Time**

The data input to the register can optionally be delayed by several nanoseconds. With the delay enabled, the setup time of the input flip-flop is increased so that normal clock routing does not result in a positive hold-time requirement. A positive hold time requirement can lead to unreliable, temperature- or processing-dependent operation.

The input flip-flop setup time is defined between the data measured at the device I/O pin and the clock input at the IOB (not at the clock pin). Any routing delay from the device clock pin to the clock input of the IOB must, therefore, be subtracted from this setup time to arrive at the real setup time requirement relative to the device pins. A short specified setup time might, therefore, result in a negative setup time at the device pins, i.e., a positive hold-time requirement.

When a delay is inserted on the data line, more clock delay can be tolerated without causing a positive hold-time requirement. Sufficient delay eliminates the possibility of a data hold-time requirement at the external pin. The maximum delay is therefore inserted as the default.

The XC4000E IOB has a one-tap delay element: either the delay is inserted (default), or it is not. The delay guarantees a zero hold time with respect to clocks routed through any of the XC4000E global clock buffers. (See "Global Nets and Buffers (XC4000E only)" on page 35 for a description of the global clock buffers in the XC4000E.) For a shorter input register setup time, with non-zero hold, attach a NODELAY attribute or property to the flip-flop.

The XC4000X IOB has a two-tap delay element, with choices of a full delay, a partial delay, or no delay. The attributes or properties used to select the desired delay are shown in Table 10. The choices are no added attribute, MEDDELAY, and NODELAY. The default setting, with no added attribute, ensures no hold time with respect to any of the XC4000X clock buffers, including the Global Low-Skew buffers. MEDDELAY ensures no hold time with respect to the Global Early buffers. Inputs with NODELAY may have a positive hold time with respect to all clock buffers. For a description of each of these buffers, see "Global Nets and Buffers (XC4000X only)" on page 37.

Table 10	: XC4000X	IOB Inp	out Delay	Element
----------	-----------	---------	-----------	---------

Value	When to Use
full delay	Zero Hold with respect to Global
(default, no	Low-Skew Buffer, Global Early Buffer
attribute added)	
MEDDELAY	Zero Hold with respect to Global Early Buffer
NODELAY	Short Setup, positive Hold time

Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)

Supported destinations for XC4000 Series device outputs are shown in Table 12.

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See Figure 18.)

## Table 12: Supported Destinations for XC4000 SeriesOutputs

	XC4000 Series Outputs			
Destination	3.3 V, CMOS	5 V, TTL	5 V, CMOS	
Any typical device, Vcc = 3.3 V,			some <sup>1</sup>	
CMOS-threshold inputs				
Any device, Vcc = 5 V,	$\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{\sqrt{$			
TTL-threshold inputs				
Any device, Vcc = 5 V,	Unreliable V			
CMOS-threshold inputs	Data			

1. Only if destination device has 5-V tolerant inputs





#### **Output Slew Rate**

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.


XC4000 Series devices have a feature called "Soft Start-up," designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

#### **Global Three-State**

A separate Global 3-State line (not shown in Figure 15 or Figure 16) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See Figure 2 on page 11 for details.

Alternatively, GTS can be driven from any internal node.





Common to XC4000E and XC4000X

Programmable Switch Matrix

XC4000X only




Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

#### **Double-Length Lines**

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see Figure 28).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in Figure 27.

#### Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in Figure 27 on page 30). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See Figure 29.)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in Figure 26, with the addition of a programmable buffer. There can be up to two independent inputs




Figure 29: Quad Lines (XC4000X only)

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

#### Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See "Three-State Buffers" on page 26 for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This

circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Each XC4000E longline has a programmable splitter switch at its center, as does each XC4000X longline driven by TBUFs. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Each XC4000X longline not driven by TBUFs has a buffered programmable splitter switch at the 1/4, 1/2, and 3/4 points of the array. Due to the buffering, XC4000X longline performance does not deteriorate with the larger array sizes. If the longline is split, the resulting partial longlines are independent.

Routing connectivity of the longlines is shown in Figure 27 on page 30.

#### Direct Interconnect (XC4000X only)

The XC4000X offers two direct, efficient and fast connections between adjacent CLBs. These nets facilitate a data flow from the left to the right side of the device, or from the top to the bottom, as shown in Figure 30. Signals routed on the direct interconnect exhibit minimum interconnect propagation delay and use no general routing resources.

The direct interconnect is also present between CLBs and adjacent IOBs. Each IOB on the left and top device edges has a direct path to the nearest CLB. Each CLB on the right and bottom edges of the array has a direct path to the nearest two IOBs, since there are two IOBs for each row or column of CLBs.

The place and route software uses direct interconnect whenever possible, to maximize routing resources and minimize interconnect delays.




Figure 30: XC4000X Direct Interconnect

#### I/O Routing

XC4000 Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines spanning two CLBs (four IOBs), and four longlines. Global lines and Wide Edge Decoder lines are provided. XC4000X devices also include eight octal lines.

A high-level diagram of the VersaRing is shown in Figure 31. The shaded arrows represent routing present only in XC4000X devices.

Figure 33 on page 34 is a detailed diagram of the XC4000E and XC4000X VersaRing. The area shown includes two IOBs. There are two IOBs per CLB row or column, therefore this diagram corresponds to the CLB routing diagram shown in Figure 27 on page 30. The shaded areas represent routing and routing connections present only in XC4000X devices.

#### Octal I/O Routing (XC4000X only)

Between the XC4000X CLB array and the pad ring, eight interconnect tracks provide for versatility in pin assignment and fixed pinout flexibility. (See Figure 32 on page 33.)

These routing tracks are called octals, because they can be broken every eight CLBs (sixteen IOBs) by a programmable buffer that also functions as a splitter switch. The buffers are staggered, so each line goes through a buffer at every eighth CLB location around the device edge.

The octal lines bend around the corners of the device. The lines cross at the corners in such a way that the segment most recently buffered before the turn has the farthest distance to travel before the next buffer, as shown in Figure 32.

### Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



Figure 34: XC4000E Global Net Distribution



Figure 35: XC4000X Global Net Distribution

XILINX<sup>®</sup>

#### Table 16: Pin Descriptions (Continued)

Pin Name	I/O During Config.	I/O After Config.	Pin Description
TDI, TCK, TMS	1	I/O or I (JTAG)	If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively. They come directly from the pads, bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed. If the BSCAN symbol is not placed in the design, all boundary scan functions are inhib- ited once configuration is completed, and these pins become user-programmable I/O. The pins can be used automatically or user-constrained. To use them, use "LOC=" or place the library components TDI, TCK, and TMS instead of the usual pad symbols. In- put or output buffers must still be used.
HDC	0	I/O	High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.
LDC	0	I/O	Low During Configuration ( $\overline{\text{LDC}}$ ) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, $\overline{\text{LDC}}$ is a user-programmable I/O pin.
INIT	I/O	I/O	Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k $\Omega$ - 10 k $\Omega$ external pull-up resistor is recommended. As an active-Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active-Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 µs after $\overline{\text{INIT}}$ has gone High. During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, $\overline{\text{INIT}}$ is a user-programmable I/O pin.
PGCK1 - PGCK4 (XC4000E only)	Weak Pull-up	l or I/O	Four Primary Global inputs each drive a dedicated internal global net with short delay and minimal skew. If not used to drive a global buffer, any of these pins is a user-pro- grammable I/O. The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbo connected directly to the input of a BUFGP symbol is automatically placed on one of these pins.
SGCK1 - SGCK4 (XC4000E only)	Weak Pull-up	l or I/O	Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin. The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buff- ers. Any input pad symbol connected directly to the input of a BUFGS symbol is auto- matically placed on one of these pins.
GCK1 - GCK8 (XC4000X only)	Weak Pull-up	l or I/O	Eight inputs can each drive a Global Low-Skew buffer. In addition, each can drive a Global Early buffer. Each pair of global buffers can also be driven from internal logic, but must share an input signal. If not used to drive a global buffer, any of these pins is a user-programmable I/O. Any input pad symbol connected directly to the input of a BUFGLS or BUFGE symbol is automatically placed on one of these pins.
FCLK1 - FCLK4 (XC4000XLA and XC4000XV only)	Weak Pull-up	l or I/O	Four inputs can each drive a Fast Clock (FCLK) buffer which can deliver a clock signal to any IOB clock input in the octant of the die served by the Fast Clock buffer. Two Fast Clock buffers serve the two IOB octants on the left side of the die and the other two Fast Clock buffers serve the two IOB octants on the right side of the die. On each side of the die, one Fast Clock buffer serves the upper octant and the other serves the lower octant. If not used to drive a Fast Clock buffer, any of these pins is a user-programmable I/O.

Figure 41 on page 44 is a diagram of the XC4000 Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

XC4000 Series devices can also be configured through the boundary scan logic. See "Readback" on page 55.

## **Data Registers**

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-State Control. Non-IOB pins have appropriate partial bit population for In or Out only. PRO-GRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the

data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).





Figure 40: Block Diagram of XC4000E IOB with Boundary Scan (some details not shown). XC4000X Boundary Scan Logic is Identical.

Table 17: Bo	oundary Scan	Instructions
--------------	--------------	--------------

	uctio 1 I		Test Selected	TDO Source	I/O Data Source
0	0	0	EXTEST	DR	DR
0	0	1	SAMPLE/PR ELOAD	DR	Pin/Logic
0	1	0	USER 1	BSCAN. TDO1	User Logic
0	1	1	USER 2	BSCAN. TDO2	User Logic
1	0	0	READBACK	Readback Data	Pin/Logic
1	0	1	CONFIGURE	DOUT	Disabled
1	1	0	Reserved	—	_
1	1	1	BYPASS	Bypass Register	_



X6075

Figure 42: Boundary Scan Bit Sequence

## Avoiding Inadvertent Boundary Scan

If TMS or TCK is used as user I/O, care must be taken to ensure that at least one of these pins is held constant during configuration. In some applications, a situation may occur where TMS or TCK is driven during configuration. This may cause the device to go into boundary scan mode and disrupt the configuration process.

To prevent activation of boundary scan during configuration, do either of the following:

- TMS: Tie High to put the Test Access Port controller in a benign RESET state
- TCK: Tie High or Low—don't toggle this clock input.

For more information regarding boundary scan, refer to the Xilinx Application Note XAPP 017.001, "*Boundary Scan in XC4000E Devices*."




Figure 43: Boundary Scan Schematic Example

## Configuration

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. XC4000 Series devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The XACT*step* development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

## **Special Purpose Pins**

Three configuration mode pins (M2, M1, M0) are sampled prior to configuration to determine the configuration mode. After configuration, these pins can be used as auxiliary connections. M2 and M0 can be used as inputs, and M1 can be used as an output. The XACT*step* development system does not use these resources unless they are explicitly specified in the design entry. This is done by placing a special pad symbol called MD2, MD1, or MD0 instead of the input or output pad symbol.


In XC4000 Series devices, the mode pins have weak pull-up resistors during configuration. With all three mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the mode pins can be left unconnected. (Note, however, that the internal pull-up resistor value can be as high as 100 kΩ.) After configuration, these pins can individually have weak pull-up or pull-down resistors, as specified in the design. A pull-down resistor value of 4.7 kΩ is recommended.

These pins are located in the lower left chip corner and are near the readback nets. This location allows convenient routing if compatibility with the XC2000 and XC3000 family conventions of M0/RT, M1/RD is desired.

## XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



#### E/EX

	Description	ç	Symbol	Min	Max	Units
rdbk.TRIG	rdbk.TRIG setup to initiate and abort Readback	1	T <sub>RTRC</sub>	200	-	ns
	rdbk.TRIG hold to initiate and abort Readback	2	T <sub>RCRT</sub>	50	-	ns
rdclk.1	rdbk.DATA delay	7	T <sub>RCRD</sub>	-	250	ns
	rdbk.RIP delay	6	T <sub>RCRR</sub>	-	250	ns
	High time	5	T <sub>RCH</sub>	250	500	ns
	Low time	4	T <sub>RCL</sub>	250	500	ns

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

#### XL

	Description		Symbol	Min	Max	Units
rdbk.TRIG	rdbk.TRIG setup to initiate and abort Readback	1	T <sub>RTRC</sub>	200	-	ns
	rdbk.TRIG hold to initiate and abort Readback	2	T <sub>RCRT</sub>	50	-	ns
rdclk.1	rdbk.DATA delay	7	T <sub>RCRD</sub>	-	250	ns
	rdbk.RIP delay	6	T <sub>RCRR</sub>	-	250	ns
	High time	5	T <sub>RCH</sub>	250	500	ns
	Low time	4	T <sub>RCL</sub>	250	500	ns

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.



#### Table 22: Pin Functions During Configuration

		CONFIGURATION	MODE <m2:m1:m< th=""><th>10&gt;</th><th></th><th></th></m2:m1:m<>	10>		
SLAVE SERIAL <1:1:1>	MASTER SERIAL <0:0:0>	SYNCH. PERIPHERAL <0:1:1>	ASYNCH. PERIPHERAL <1:0:1>	MASTER PARALLEL DOWN <1:1:0>	MASTER PARALLEL UP <1:0:0>	USER OPERATION
M2(HIGH) (I)	M2(LOW) (I)	M2(LOW) (I)	M2(HIGH) (I)	M2(HIGH) (I)	M2(HIGH) (I)	(I)
M1(HIGH) (I)	M1(LOW) (I)	M1(HIGH) (I)	M1(LOW) (I)	M1(HIGH) (I)	M1(LOW) (I)	(O)
M0(HIGH) (I)	M0(LOW) (I)	M0(HIGH) (I)	M0(HIGH) (I)	M0(LOW) (I)	M0(LOW) (I)	(I)
HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	I/O
LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	I/O
		INIT		INIT		I/O
DONE	DONE	DONE	DONE	DONE	DONE	DONE
PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM
CCLK (I)	CCLK (O)	CCLK (I)	CCLK (O)	CCLK (O)	CCLK (O)	CCLK (I)
		RDY/BUSY (0)	RDY/BUSY (O)	RCLK (0)	RCLK (0)	I/O
		KD1/B031 (0)	RS (I)		KOLK (O)	I/O
			$\overline{\text{CS0}}$ (I)			I/O
						1/0 1/0
		DATA 7 (I)	DATA 7 (I)	DATA 7 (I)	DATA 7 (I)	
		DATA 6 (I)	DATA 6 (I)	DATA 6 (I)	DATA 6 (I)	I/O
		DATA 5 (I)	DATA 5 (I)	DATA 5 (I)	DATA 5 (I)	I/O
		DATA 4 (I)	DATA 4 (I)	DATA 4 (I)	DATA 4 (I)	I/O
		DATA 3 (I)	DATA 3 (I)	DATA 3 (I)	DATA 3 (I)	I/O
		DATA 2 (I)	DATA 2 (I)	DATA 2 (I)	DATA 2 (I)	I/O
		DATA 1 (I)	DATA 1 (I)	DATA 1 (I)	DATA 1 (I)	I/O
DIN (I)	DIN (I)	DATA 0 (I)	DATA 0 (I)	DATA 0 (I)	DATA 0 (I)	I/O
DOUT	DOUT	DOUT	DOUT	DOUT	DOUT	SGCK4-GCK6-I/O
TDI	TDI	TDI	TDI	TDI	TDI	TDI-I/O
TCK	TCK	TCK	TCK	TCK	TCK	TCK-I/O
TMS	TMS	TMS	TMS	TMS	TMS	TMS-I/O
TDO	TDO	TDO	TDO	TDO	TDO	TDO-(O)
	•	•	WS (I)	A0	A0	I/O
			•	A1	A1	PGCK4-GCK7-I/O
			CS1	A2	A2	I/O
				A3	A3	I/O
				A4	A4	I/O
				A5	A5	I/O
				A6	A6	I/O
				A7	A7	I/O
				A8	A8	I/O
				A9	A9	I/O
				A10	A10	I/O
				A11	A11	I/O
				A12	A12	I/O
				A13	A13	I/O
				A14	A14	I/O
				A15	A15	SGCK1-GCK8-I/O
				A16	A16	PGCK1-GCK1-I/O
				A10	A10	I/O
				A17 A18*	A17 A18*	I/O
				A19*	A18 A19*	I/O
				A19 A20*	A19* A20*	1/0 1/0
						1/0 1/0
				A21*	A21*	
						ALL OTHERS

### Master Serial Mode

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the FPGA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. The next data bit is put on the SPROM data output, connected to the FPGA DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.


The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal pipeline delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In the bitstream generation software, the user can specify Fast ConfigRate, which, starting several bits into the first frame, increases the CCLK frequency by a factor of eight. For actual timing values please refer to "Configuration Switching Characteristics" on page 68. Be sure that the serial PROM and slaves are fast enough to support this data rate. XC2000, XC3000/A, and XC3100A devices do not support the Fast ConfigRate option.

The SPROM CE input can be driven from either  $\overline{\text{LDC}}$  or DONE. Using  $\overline{\text{LDC}}$  avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but  $\overline{\text{LDC}}$  is then restricted to be a permanently High user output after configuration. Using DONE can also avoid contention on DIN, provided the early DONE option is invoked.

Figure 51 on page 60 shows a full master/slave system. The leftmost device is in Master Serial mode.

Master Serial mode is selected by a <000> on the mode pins (M2, M1, M0).




	Description		Symbol	Min	Max	Units
CCLK	DIN setup	1	T <sub>DSCK</sub>	20		ns
COLK	DIN hold	2	T <sub>CKDS</sub>	0		ns

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. Master Serial mode timing is based on testing in slave mode.

#### Figure 53: Master Serial Mode Programming Switching Characteristics

6




	Description		Symbol	Min	Max	Units
	Delay to Address valid	1	T <sub>RAC</sub>	0	200	ns
RCLK	Data setup time	2	T <sub>DRC</sub>	60		ns
	Data hold time	3	T <sub>RCD</sub>	0		ns

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. The first Data byte is loaded and CCLK starts at the end of the first RCLK active cycle (rising edge).

This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than 500 ns. EPROM data output has no hold-time requirements.

#### Figure 55: Master Parallel Mode Programming Switching Characteristics



X6096

	Description	Symbol	Min	Max	Units
	INIT (High) setup time	T <sub>IC</sub>	5		μs
	D0 - D7 setup time	T <sub>DC</sub>	60		ns
CCLK	D0 - D7 hold time	T <sub>CD</sub>	0		ns
COLK	CCLK High time	Т <sub>ССН</sub>	50		ns
	CCLK Low time	T <sub>CCL</sub>	60		ns
	CCLK Frequency	F <sub>CC</sub>		8	MHz


Notes: 1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the **first** data byte on the **second** rising edge of CCLK after INIT goes High. Subsequent data bytes are clocked in on every eighth consecutive rising edge of CCLK.

2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does not require such a response.

3. The pin name RDY/BUSY is a misnomer. In Synchronous Peripheral mode this is really an ACKNOWLEDGE signal.

4. Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore, additional CCLK pulses are clearly required after the last byte has been loaded.

#### Figure 57: Synchronous Peripheral Mode Programming Switching Characteristics



	Description		Symbol	Min	Max	Units
) A ( rit a	Effective Write time $(\overline{CS0}, \overline{WS}=Low; \overline{RS}, CS1=High)$	1	T <sub>CA</sub>	100		ns
Write	DIN setup time	2	T <sub>DC</sub>	60		ns
	DIN hold time	3	T <sub>CD</sub>	0		ns
	RDY/BUSY delay after end of Write or Read	4	T <sub>WTRB</sub>		60	ns
RDY	RDY/BUSY active after beginning of Read	7			60	ns
	RDY/BUSY Low output (Note 4)	6	T <sub>BUSY</sub>	2	9	CCLK periods

Notes: 1. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

2. The time from the end of WS to CCLK cycle for the new byte of data depends on the completion of previous byte processing and the phase of the internal timing generator for CCLK.

3. CCLK and DOUT timing is tested in slave mode.

4. T<sub>BUSY</sub> indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T<sub>BUSY</sub> occurs when a byte is loaded into an empty parallel-to-serial converter. The longest T<sub>BUSY</sub> occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data

This timing diagram shows very relaxed requirements. Data need not be held beyond the rising edge of  $\overline{\text{WS}}$ . RDY/BUSY will go active within 60 ns after the end of  $\overline{\text{WS}}$ . A new write may be asserted immediately after RDY/BUSY goes Low, but write may not be terminated until RDY/BUSY has been High for one CCLK period.

#### Figure 59: Asynchronous Peripheral Mode Programming Switching Characteristics

## **Product Availability**

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Image: Constraint of the state of	HQ160 High-Pert	PQ160	о 10 10 10 10 10 10 10 10 10 10 10 10 10	HT176 High-Perf.	HQ208 High-Pert.	2         2         2         2         2           Past.         PQ208         Plast.	HQ240 High-Pert.	PQ240 Plast.	BG256 Plast. BG256 BGA	PG299 Ceram.	HQ304 <sup>High-Perf.</sup>	BG352 BGA	PG411 Ceram.	BG432 Plast. BGA	PG475 Ceram.	PG559 Ceram	BG560 Plast. BGA
$\begin{array}{c c c c c c c } & & & & & & & & & & & & & & & & & & &$	С С С С С С С С С С С С С С С С С С С		PQ160	10176			2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			BG256		HQ304 <sup>High</sup>						
$\begin{array}{c ccccc} & -3 & -1 & -1 & -1 & -1 \\ \hline & -2 & -1 & -1 & -1 & -1 \\ \hline & -1 & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & C \\ \hline & -09C & C & C & -1 \\ \hline & -2 & -1 & -1 & -1 \\ \hline & -2 & -1 & -1 & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -1 & -1 & -1 & -1 \\ \hline & -09C & -1 & -1 \\ \hline & -1 & -1 \\ \hline & -1 & -1 & -1 \\ \hline & -1 & -1 \\ $	C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C	HQ16	CI CI CI CI CI CI CI CI CI		HT17	ΗΩ20		ΗΩ24	PQ24		PG29	HQ30	BG35	PG41	BG43	PG47	PG55	BG56
$\begin{array}{c ccccc} & -3 & -1 & -1 & -1 & -1 \\ \hline & -2 & -1 & -1 & -1 & -1 \\ \hline & -1 & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & C \\ \hline & -3 & -1 & -1 & -1 & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -2 & -1 & -1 & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & & -9C & -1 & -1 \\ \hline & & & -1 & -1 & -1 \\ \hline & & & & -1 & -1 \\ \hline & & & & & -1 \\ \hline & & & & & & -1 \\ \hline & & & & & & & -1 \\ \hline & & & & & & & & -1 \\ \hline & & & & & & & & & -1 \\ \hline & & & & & & & & & & -1 \\ \hline & & & & & & & & & & & -1 \\ \hline & & & & & & & & & & & & -1 \\ \hline & & & & & & & & & & & & & & & -1 \\ \hline & & & & & & & & & & & & & & & & & &$	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c ccccc} XC4002XL & -1 & C1 & C1 & C1 \\ \hline & -09C & C & C & C \\ \hline & -3 & C1 & C1 & C1 \\ \hline & -2 & C1 & C & C1 \\ \hline & -2 & C1 & C & C1 \\ \hline & -2 & C1 & C & C1 \\ \hline & -09C & C & C & C \\ \hline & -3 & C1 & C1 \\ \hline & -09C & C & C \\ \hline & -2 & C1 & C1 \\ \hline & -09C & C & C \\ \hline & -2 & C1 & C1 \\ \hline & -09C & C & C \\ \hline & -3 & -2 \\ \hline & -2 & -2 \\ \hline & -1 & -2 \\ \hline & -09C & -2 \\ \hline & -2 & -2 \\ \hline & -2 & -2 \\ \hline & -2 & -2 \\ \hline & -3 & -2 \\ \hline & -2 & -2 \\ \hline & -3 & -2 \\ \hline & -09C & -2 \\ \hline & -3 & -2 \\ \hline & & -2 $	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C C I C I											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	C CI CI CI C C C C C C C C C C C C C C C		C CI CI C C CI	C I C I			C CI CI											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CI CI C C C C C C C C C C C C C C C C C		CI CI CI CI CI	C I C I			C I C I											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	C1 C1 C C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1		C I C I C I C I	C I C I			CI			2								
I         CI         CI           -09C         C         C           -09C         C         C           -2         -         -           -2         -         -           -1         -         -           -09C         -         -           -3         -         -           -09C         -         -           -1         -         -           -09C         -         -           -1         -         -           -09C         -         -           -1         -         -           -2         -         -           -3         -         -           -1         -         -           -1         -         -           -1         -         -           -3         -         -	CI C CI CI CI CI CI C C		C I C C I	СІ						CI								
-1         C1         C1         C1           -09C         C         C         C           -09C         C         C         C           -2         C         C         C           -2         C         C         C           -09C         C         C         C           -1         C         C         C           -09C         C         C         C           -1         C         C         C           -09C         C         C         C           -1         C         C         C           -2         C         C         C           -3         C         C         C           -1         C         C         C           -09C         C         C         C           -3         C         C         C	C CI CI CI CI C		C C I							CI								
XC4013XL -3 -2 -1 -09C -09C -08C -08C -08C -08C -08C -09C -09C -09C -1 -09C	C1 C1 C1 C C C		СІ	C			CI			CI								
-2	CI CI C C			1	<b>a</b> :		С			С								
XC4013XL 1 0 0 -09C 0 0 -08C 0 0 -08C 0 0 -08C 0 0 -08C 0 0 -09C 0	C1 C C				CI		CI		CI	CI								
-09C	C C		0.1		CI		CI		CI	CI								
-08C             -3             -2             -1             -09C             -3             -09C             -2             -09C             -1             -09C             -3             -3	С	-	CI		CI		CI		CI	CI								
XC4020XL -3 -2 -1 -09C -3 -2 -3 -2 -3 -2 -1 -09C -1 -3 -2 -3 -2 -3 -2 -3 -3			C		С		С		С	С								
XC4020XL -1 -09C -3 XC4028XL -1 -2 -1 -09C -3 -3 -3 -3 -3 -3 -3 -3 -3 -3		_	C		С		С		С	С								
XC4020XL -1 -09C -3 -2 -1 -09C -1 -09C -3 -3 -2 -1 -09C -3 -3 -2 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3			CI		CI		CI		CI	CI								
1            -09C            -3            -2            -1            -09C            -3            -3	CI		CI		CI		CI		CI	CI								
XC4028XL -3 -3 -3 -3 -3 -3 -3 -	CI	-	CI		CI		CI		CI	CI								
XC4028XL -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2	C		С		С		С		С	С	<u></u>	0.1						
AC4028XL         -1         -1           -09C         -3         -3		CI				CI		CI		CI	CI	CI	CI					
-09C		CI				C1 C1		C1 C1		C I C I	C1 C1	C1 C1	C I C I					
-3		C				C		c		c	C	C	c					
		CI				CI		CI		0	C	CI	CI	CI	CI			
		CI				CI		C				CI	CI	CI	CI			
XC4036XL -1		CI				CI		CI				CI	CI	CI	CI			
-09C		C				C		C				C	C	C	C			
-08C		C				C		c				C	c	C	C			
-3		CI				CI		CI				CI	CI	CI	CI			
-2		CI				CI		CI				CI	CI	CI	CI			
XC4044XL -1		CI				CI		CI				CI	CI	CI	CI			
-09C		C				C		C				C	C	C	C			
-3								CI				CI		CI	CI			CI
								CI				CI		CI	CI			CI
XC4052XL -1								CI				CI		CI	CI			CI
-09C								С				С		С	С			С
-3								CI				CI			CI	CI		CI
-2								CI				CI			CI	CI		CI
XC4062XL -1								CI				CI			CI	CI		CI
-09C								С				С			С	С		С
-08C								С				С			С	С		С
-3															CI		CI	CI
XC4085XL -2															CI		CI	CI
AC4085AL -1															CI		CI	CI
-09C															С		С	С

#### Table 24: Component Availability Chart for XC4000XL FPGAs

C = Commercial T<sub>J</sub> =  $0^{\circ}$  to +85°C I= Industrial  $T_J = -40^{\circ}C$  to  $+100^{\circ}C$ 

## **User I/O Per Package**

Table 27, Table 28, and Table 29 show the number of user I/Os available in each package for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

Table 27: User I/O Char	t for XC4000XL FPGAs
-------------------------	----------------------

								Maxiı	mum	Use	r Acc	essit	ole I/	O by	Pack	kage	Туре	;					
	Max	PC84	PQ100	VQ100	TQ144	HT144	HQ160	PQ160	тQ176	HT176	HQ208	Q208	HQ240	PQ240	G256	PG299	HQ304	G352	G411	G432	G475	G559	BG560
Device	I/O	٩	Ы	Š	μĔ	Ľ	Ĭ	ЫĞ	Ĕ	Ľ	Ξ	Ы	ΗĔ	Ы	Ы	Ы	Ξ	Ы	ЪС	BC	Ы	Ы	ы
XC4002XL	64	61	64	64																			
XC4005XL	112	61	77	77	112			112				112											
XC4010XL	160	61	77		113			129	145			160			160								
XC4013XL	192					113		129		145		160		192	192								
XC4020XL	224					113		129		145		160		192	205								
XC4028XL	256						129				160		193		205	256	256	256					
XC4036XL	288						129				160		193				256	288	288	288			
XC4044XL	320						129				160		193				256	289	320	320			
XC4052XL	352												193				256		352	352			352
XC4062XL	384												193				256			352	384		384
XC4085XL	448																			352		448	448

1/29/99

#### Table 28: User I/O Chart for XC4000E FPGAs

						Max	imum l	Jser A	ccessil	ole I/O	by Pa	ckage	Туре				
Device	Max I/O	PC84	PQ100	VQ100	PG120	TQ144	PG156	PQ160	PG191	HQ208	PQ208	PG223	BG225	HQ240	PQ240	PG299	HQ304
XC4003E	80	61	77	77	80												
XC4005E	112	61	77			112	112	112			112						
XC4006E	128	61				113	125	128			128						
XC4008E	144	61						129	144		144						
XC4010E	160	61						129	160	160	160		160				
XC4013E	192							129		160	160	192	192	192	192		
XC4020E	224									160		192		193			
XC4025E	256											192		193		256	256

1/29/99

#### Table 29: User I/O Chart for XC4000EX FPGAs

	Max		Maximum User Accessible I/O by Package Type												
Device	I/O	HQ208	HQ240	PG299	HQ304	BG352	PG411	BG432							
XC4028EX	256	160	193	256	256	256									
XC4036EX	288		193		256	288	288	288							

1/29/99