



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 400   |
| Number of Logic Elements/Cells | 950   |
| Total RAM Bits                 | 12800   |
| Number of I/O                  | 77  |
| Number of Gates                | 10000   |
| Voltage - Supply               | 3V ~ 3.6V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 100-BQFP  |
| Supplier Device Package        | 100-PQFP (20x14)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc4010xl-2pq100i">https://www.e-xfl.com/product-detail/xilinx/xc4010xl-2pq100i</a> |

## XC4000E and XC4000X Series Compared to the XC4000

For readers already familiar with the XC4000 family of Xilinx Field Programmable Gate Arrays, the major new features in the XC4000 Series devices are listed in this section. The biggest advantages of XC4000E and XC4000X devices are significantly increased system speed, greater capacity, and new architectural features, particularly Select-RAM memory. The XC4000X devices also offer many new routing features, including special high-speed clock buffers that can be used to capture input data with minimal delay.

Any XC4000E device is pinout- and bitstream-compatible with the corresponding XC4000 device. An existing XC4000 bitstream can be used to program an XC4000E device. However, since the XC4000E includes many new features, an XC4000E bitstream cannot be loaded into an XC4000 device.

XC4000X Series devices are not bitstream-compatible with equivalent array size devices in the XC4000 or XC4000E families. However, equivalent array size devices, such as the XC4025, XC4025E, XC4028EX, and XC4028XL, are pinout-compatible.

### Improvements in XC4000E and XC4000X

#### Increased System Speed

XC4000E and XC4000X devices can run at synchronous system clock rates of up to 80 MHz, and internal performance can exceed 150 MHz. This increase in performance over the previous families stems from improvements in both device processing and system architecture. XC4000 Series devices use a sub-micron multi-layer metal process. In addition, many architectural improvements have been made, as described below.

The XC4000XL family is a high performance 3.3V family based on 0.35 $\mu$  SRAM technology and supports system speeds to 80 MHz.

#### PCI Compliance

XC4000 Series -2 and faster speed grades are fully PCI compliant. XC4000E and XC4000X devices can be used to implement a one-chip PCI solution.

#### Carry Logic

The speed of the carry logic chain has increased dramatically. Some parameters, such as the delay on the carry chain through a single CLB ( $T_{BYP}$ ), have improved by as

much as 50% from XC4000 values. See "Fast Carry Logic" on page 18 for more information.

#### Select-RAM Memory: Edge-Triggered, Synchronous RAM Modes

The RAM in any CLB can be configured for synchronous, edge-triggered, write operation. The read operation is not affected by this change to an edge-triggered write.

#### Dual-Port RAM

A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write.

The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.

#### Configurable RAM Content

The RAM content can now be loaded at configuration time, so that the RAM starts up with user-defined data.

#### H Function Generator

In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.

#### IOB Clock Enable

The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.

#### Output Drivers

The output pull-up structure defaults to a TTL-like totem-pole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below  $V_{cc}$ , just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to  $V_{cc}$ . Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to  $V_{cc}$ , whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below  $V_{cc}$ .

**Table 1: XC4000E and XC4000X Series Field Programmable Gate Arrays**

| Device      | Logic Cells | Max Logic Gates (No RAM) | Max. RAM Bits (No Logic) | Typical Gate Range (Logic and RAM)* | CLB Matrix | Total CLBs | Number of Flip-Flops | Max. User I/O |
|-------------|-------------|--------------------------|--------------------------|-------------------------------------|------------|------------|----------------------|---------------|
| XC4002XL    | 152         | 1,600                    | 2,048                    | 1,000 - 3,000                       | 8 x 8      | 64         | 256                  | 64            |
| XC4003E     | 238         | 3,000                    | 3,200                    | 2,000 - 5,000                       | 10 x 10    | 100        | 360                  | 80            |
| XC4005E/XL  | 466         | 5,000                    | 6,272                    | 3,000 - 9,000                       | 14 x 14    | 196        | 616                  | 112           |
| XC4006E     | 608         | 6,000                    | 8,192                    | 4,000 - 12,000                      | 16 x 16    | 256        | 768                  | 128           |
| XC4008E     | 770         | 8,000                    | 10,368                   | 6,000 - 15,000                      | 18 x 18    | 324        | 936                  | 144           |
| XC4010E/XL  | 950         | 10,000                   | 12,800                   | 7,000 - 20,000                      | 20 x 20    | 400        | 1,120                | 160           |
| XC4013E/XL  | 1368        | 13,000                   | 18,432                   | 10,000 - 30,000                     | 24 x 24    | 576        | 1,536                | 192           |
| XC4020E/XL  | 1862        | 20,000                   | 25,088                   | 13,000 - 40,000                     | 28 x 28    | 784        | 2,016                | 224           |
| XC4025E     | 2432        | 25,000                   | 32,768                   | 15,000 - 45,000                     | 32 x 32    | 1,024      | 2,560                | 256           |
| XC4028EX/XL | 2432        | 28,000                   | 32,768                   | 18,000 - 50,000                     | 32 x 32    | 1,024      | 2,560                | 256           |
| XC4036EX/XL | 3078        | 36,000                   | 41,472                   | 22,000 - 65,000                     | 36 x 36    | 1,296      | 3,168                | 288           |
| XC4044XL    | 3800        | 44,000                   | 51,200                   | 27,000 - 80,000                     | 40 x 40    | 1,600      | 3,840                | 320           |
| XC4052XL    | 4598        | 52,000                   | 61,952                   | 33,000 - 100,000                    | 44 x 44    | 1,936      | 4,576                | 352           |
| XC4062XL    | 5472        | 62,000                   | 73,728                   | 40,000 - 130,000                    | 48 x 48    | 2,304      | 5,376                | 384           |
| XC4085XL    | 7448        | 85,000                   | 100,352                  | 55,000 - 180,000                    | 56 x 56    | 3,136      | 7,168                | 448           |

\* Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

**Note:** All functionality in low-voltage families is the same as in the corresponding 5-Volt family, except where numerical references are made to timing or power.

## Description

XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal memory cells. The FPGA can either actively read its configuration data from an external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA from an external device (slave and peripheral modes).

XC4000 Series FPGAs are supported by powerful and sophisticated software, covering every aspect of design from schematic or behavioral entry, floor planning, simulation, automatic block placement and routing of interconnects, to the creation, downloading, and readback of the configuration bit stream.

Because Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs

where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 5,000 systems per month.

## Taking Advantage of Re-configuration

FPGA devices can be re-configured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be re-configured dynamically to perform different functions at different times.

Re-configurable logic can be used to implement system self-diagnostics, create systems capable of being re-configured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using re-configurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.



**Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)**

### Flip-Flops

The CLB can pass the combinational output(s) to the interconnect network, but can also store the combinational results or other incoming data in one or two flip-flops, and connect their outputs to the interconnect network as well.

The two edge-triggered D-type flip-flops have common clock (K) and clock enable (EC) inputs. Either or both clock inputs can also be permanently enabled. Storage element functionality is described in [Table 2](#).

### Latches (XC4000X only)

The CLB storage elements can also be configured as latches. The two latches have common clock (K) and clock enable (EC) inputs. Storage element functionality is described in [Table 2](#).

### Clock Input

Each flip-flop can be triggered on either the rising or falling clock edge. The clock pin is shared by both storage elements. However, the clock is individually invertible for each storage element. Any inverter placed on the clock input is automatically absorbed into the CLB.

### Clock Enable

The clock enable signal (EC) is active High. The EC pin is shared by both storage elements. If left unconnected for either, the clock enable for that storage element defaults to the active state. EC is not invertible within the CLB.

**Table 2: CLB Storage Element Functionality (active rising edge is shown)**

| Mode            | K | EC | SR | D | Q  |
|-----------------|---|----|----|---|----|
| Power-Up or GSR | X | X  | X  | X | SR |
| Flip-Flop       | X | X  | 1  | X | SR |
|                 |   | 1* | 0* | D | D  |
| Latch           | 0 | X  | 0* | X | Q  |
|                 | 1 | 1* | 0* | X | Q  |
| Both            | 0 | 1* | 0* | D | D  |
|                 | X | 0  | 0* | X | Q  |

Legend:

X

Rising edge

SR

Set or Reset value. Reset is default.

0\* Input is Low or unconnected (default value)

1\* Input is High or unconnected (default value)



**Figure 4: 16x2 (or 16x1) Edge-Triggered Single-Port RAM**



**Figure 5: 32x1 Edge-Triggered Single-Port RAM (F and G addresses are identical)**




Figure 7: 16x1 Edge-Triggered Dual-Port RAM

Figure 8 shows the write timing for level-sensitive, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port level-sensitive mode are shown in Table 7.

Figure 9 and Figure 10 show block diagrams of a CLB configured as 16x2 and 32x1 level-sensitive, single-port RAM.

Initializing RAM at Configuration

Both RAM and ROM implementations of the XC4000 Series devices are initialized during configuration. The initial contents are defined via an INIT attribute or property

attached to the RAM or ROM symbol, as described in the schematic library guide. If not defined, all RAM contents are initialized to all zeros, by default.

RAM initialization occurs only during configuration. The RAM content is not affected by Global Set/Reset.

Table 7: Single-Port Level-Sensitive RAM Signals

| RAM Signal | CLB Pin        | Function     |
|------------|----------------|--------------|
| D          | D0 or D1       | Data In      |
| A[3:0]     | F1-F4 or G1-G4 | Address      |
| WE         | WE             | Write Enable |
| O          | F' or G'       | Data Out     |





Figure 8: Level-Sensitive RAM Write Timing



X6699

**Figure 13: Fast Carry Logic in XC4000E CLB (shaded area not present in XC4000X)**

Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)


Supported destinations for XC4000 Series device outputs are shown in [Table 12](#).

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See [Figure 18](#).)

**Table 12: Supported Destinations for XC4000 Series Outputs**

| Destination  | XC4000 Series Outputs |          |                   |
|--|-----------------------|----------|-------------------|
|  | 3.3 V, CMOS           | 5 V, TTL | 5 V, CMOS         |
| Any typical device, Vcc = 3.3 V, CMOS-threshold inputs | ✓                     | ✓        | some <sup>1</sup> |
| Any device, Vcc = 5 V, TTL-threshold inputs            | ✓                     | ✓        | ✓                 |
| Any device, Vcc = 5 V, CMOS-threshold inputs           | Unreliable Data       |          | ✓                 |

1. Only if destination device has 5-V tolerant inputs



**Figure 18: Open-Drain Output**

### Output Slew Rate

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal

Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.

XC4000 Series devices have a feature called “Soft Start-up,” designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

### Global Three-State

A separate Global 3-State line (not shown in [Figure 15](#) or [Figure 16](#)) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See [Figure 2 on page 11](#) for details.

Alternatively, GTS can be driven from any internal node.





x5994

**Figure 25: High-Level Routing Diagram of XC4000 Series CLB (shaded arrows indicate XC4000X only)**


**Table 14: Routing per CLB in XC4000 Series Devices**

|                 | XC4000E  |            | XC4000X  |            |
|-----------------|----------|------------|----------|------------|
|                 | Vertical | Horizontal | Vertical | Horizontal |
| Singles         | 8        | 8          | 8        | 8          |
| Doubles         | 4        | 4          | 4        | 4          |
| Quads           | 0        | 0          | 12       | 12         |
| Longlines       | 6        | 6          | 10       | 6          |
| Direct Connects | 0        | 0          | 2        | 2          |
| Globals         | 4        | 0          | 8        | 0          |
| Carry Logic     | 2        | 0          | 1        | 0          |
| Total           | 24       | 18         | 45       | 32         |

### Programmable Switch Matrices

The horizontal and vertical single- and double-length lines intersect at a box called a programmable switch matrix (PSM). Each switch matrix consists of programmable pass transistors used to establish connections between the lines (see Figure 26).

For example, a single-length signal entering on the right side of the switch matrix can be routed to a single-length line on the top, left, or bottom sides, or any combination thereof, if multiple branches are required. Similarly, a double-length signal can be routed to a double-length line on any or all of the other three edges of the programmable switch matrix.



X6600

**Figure 26: Programmable Switch Matrix (PSM)**

### Single-Length Lines

Single-length lines provide the greatest interconnect flexibility and offer fast routing between adjacent blocks. There are eight vertical and eight horizontal single-length lines associated with each CLB. These lines connect the switching matrices that are located in every row and a column of CLBs.

Single-length lines are connected by way of the programmable switch matrices, as shown in Figure 28. Routing connectivity is shown in Figure 27.

Single-length lines incur a delay whenever they go through a switching matrix. Therefore, they are not suitable for routing signals for long distances. They are normally used to conduct signals within a localized area and to provide the branching for nets with fanout greater than one.



**Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)**

### Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see [Figure 28](#)).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in [Figure 27](#).

### Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in [Figure 27 on page 30](#)). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See [Figure 29](#).)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in [Figure 26](#), with the addition of a programmable buffer. There can be up to two independent inputs



**Figure 29: Quad Lines (XC4000X only)**

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.


Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

### Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See [“Three-State Buffers” on page 26](#) for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This



**Figure 36: Any BUFGLS (GCK1 - GCK8) Can Drive Any or All Clock Inputs on the Device**

### Global Early Buffers


Each corner of the XC4000X device has two Global Early buffers. The primary purpose of the Global Early buffers is to provide an earlier clock access than the potentially heavily-loaded Global Low-Skew buffers. A clock source applied to both buffers will result in the Global Early clock edge occurring several nanoseconds earlier than the Global Low-Skew buffer clock edge, due to the lighter loading.

Global Early buffers also facilitate the fast capture of device inputs, using the Fast Capture latches described in **"IOB Input Signals"** on page 20. For Fast Capture, take a single clock signal, and route it through both a Global Early buffer and a Global Low-Skew buffer. (The two buffers share an input pad.) Use the Global Early buffer to clock the Fast Capture latch, and the Global Low-Skew buffer to clock the normal input flip-flop or latch, as shown in **Figure 17** on page 23.

The Global Early buffers can also be used to provide a fast Clock-to-Out on device output pins. However, an early clock in the output flip-flop IOB must be taken into consideration when calculating the internal clock speed for the design.

The Global Early buffers at the left and right edges of the chip have slightly different capabilities than the ones at the top and bottom. Refer to **Figure 37**, **Figure 38**, and **Figure 35** on page 36 while reading the following explanation.

Each Global Early buffer can access the eight vertical Global lines for all CLBs in the quadrant. Therefore, only one-fourth of the CLB clock pins can be accessed. This restriction is in large part responsible for the faster speed of the buffers, relative to the Global Low-Skew buffers.




**Figure 37: Left and Right BUFGEs Can Drive Any or All Clock Inputs in Same Quadrant or Edge (GCK1 is shown. GCK2, GCK5 and GCK6 are similar.)**

The left-side Global Early buffers can each drive two of the four vertical lines accessing the IOBs on the entire left edge of the device. The right-side Global Early buffers can each drive two of the eight vertical lines accessing the IOBs on the entire right edge of the device. (See **Figure 37**.)

Each left and right Global Early buffer can also drive half of the IOBs along either the top or bottom edge of the device, using a dedicated line that can only be accessed through the Global Early buffers.

The top and bottom Global Early buffers can drive half of the IOBs along either the left or right edge of the device, as shown in **Figure 38**. They can only access the top and bottom IOBs via the CLB global lines.



**Figure 38: Top and Bottom BUFGEs Can Drive Any or All Clock Inputs in Same Quadrant (GCK8 is shown. GCK3, GCK4 and GCK7 are similar.)**

The top and bottom Global Early buffers are about 1 ns slower clock to out than the left and right Global Early buffers.

The Global Early buffers can be driven by either semi-dedicated pads or internal logic. They share pads with the Global Low-Skew buffers, so a single net can drive both global buffers, as described above.

To use a Global Early buffer, place a BUFGE element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGE be placed in one of the two Global Early buffers on the top edge of the device, or a LOC=TR to indicate the Global Early buffer on the top edge of the device, on the right.

## Power Distribution

Power for the FPGA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the FPGA, a dedicated Vcc and Ground ring surrounding the logic array provides power to the I/O drivers, as shown in [Figure 39](#). An independent matrix of Vcc and Ground lines supplies the interior logic of the device.

This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately de-coupled. Typically, a 0.1  $\mu$ F capacitor connected between each Vcc pin and the board's Ground plane will provide adequate de-coupling.

Output buffers capable of driving/sinking the specified 12 mA loads under specified worst-case conditions may be capable of driving/sinking up to 10 times as much current under best case conditions.

Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the Ground pads. The I/O Block output buffers have a slew-rate limited mode (default) which should be used where output rise and fall times are not speed-critical.



**Figure 39: XC4000 Series Power Distribution**

## Pin Descriptions

There are three types of pins in the XC4000 Series devices:

- Permanently dedicated pins
- User I/O pins that can have special functions
- Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with a 50 k $\Omega$  - 100 k $\Omega$  pull-up resistor.

After configuration, if an IOB is unused it is configured as an input with a 50 k $\Omega$  - 100 k $\Omega$  pull-up resistor.

XC4000 Series devices have no dedicated Reset input. Any user I/O can be configured to drive the Global Set/Reset net, GSR. See [“Global Set/Reset” on page 11](#) for more information on GSR.

XC4000 Series devices have no Powerdown control input, as the XC3000 and XC2000 families do. The XC3000/XC2000 Powerdown control also 3-stated all of the device

I/O pins. For XC4000 Series devices, use the global 3-state net, GTS, instead. This net 3-states all outputs, but does not place the device in low-power mode. See [“IOB Output Signals” on page 23](#) for more information on GTS.

Device pins for XC4000 Series devices are described in [Table 16](#). Pin functions during configuration for each of the seven configuration modes are summarized in [Table 22 on page 58](#), in the “Configuration Timing” section.

Table 16: Pin Descriptions (Continued)

| Pin Name                                    | I/O During Config. | I/O After Config. | Pin Description  |
|---|--------------------|-------------------|--|
| TDI, TCK, TMS                               | I                  | I/O or I (JTAG)   | If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively. They come directly from the pads, bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed. If the BSCAN symbol is not placed in the design, all boundary scan functions are inhibited once configuration is completed, and these pins become user-programmable I/O. The pins can be used automatically or user-constrained. To use them, use "LOC=" or place the library components TDI, TCK, and TMS instead of the usual pad symbols. Input or output buffers must still be used.   |
| HDC   | O                  | I/O               | High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.   |
| $\overline{\text{LDC}}$                     | O                  | I/O               | Low During Configuration ( $\overline{\text{LDC}}$ ) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, $\overline{\text{LDC}}$ is a user-programmable I/O pin.   |
| $\overline{\text{INIT}}$                    | I/O                | I/O               | Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k $\Omega$ - 10 k $\Omega$ external pull-up resistor is recommended. As an active-Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active-Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 $\mu\text{s}$ after $\overline{\text{INIT}}$ has gone High. During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, $\overline{\text{INIT}}$ is a user-programmable I/O pin. |
| PGCK1 - PGCK4 (XC4000E only)                | Weak Pull-up       | I or I/O          | Four Primary Global inputs each drive a dedicated internal global net with short delay and minimal skew. If not used to drive a global buffer, any of these pins is a user-programmable I/O. The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbol connected directly to the input of a BUFGP symbol is automatically placed on one of these pins.  |
| SGCK1 - SGCK4 (XC4000E only)                | Weak Pull-up       | I or I/O          | Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin. The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buffers. Any input pad symbol connected directly to the input of a BUFGE symbol is automatically placed on one of these pins.   |
| GCK1 - GCK8 (XC4000X only)                  | Weak Pull-up       | I or I/O          | Eight inputs can each drive a Global Low-Skew buffer. In addition, each can drive a Global Early buffer. Each pair of global buffers can also be driven from internal logic, but must share an input signal. If not used to drive a global buffer, any of these pins is a user-programmable I/O. Any input pad symbol connected directly to the input of a BUFGS or BUFG symbol is automatically placed on one of these pins.  |
| FCLK1 - FCLK4 (XC4000XLA and XC4000XV only) | Weak Pull-up       | I or I/O          | Four inputs can each drive a Fast Clock (FCLK) buffer which can deliver a clock signal to any IOB clock input in the octant of the die served by the Fast Clock buffer. Two Fast Clock buffers serve the two IOB octants on the left side of the die and the other two Fast Clock buffers serve the two IOB octants on the right side of the die. On each side of the die, one Fast Clock buffer serves the upper octant and the other serves the lower octant. If not used to drive a Fast Clock buffer, any of these pins is a user-programmable I/O.  |



**Table 16: Pin Descriptions (Continued)**

| Pin Name  | I/O During Config. | I/O After Config. | Pin Description  |
|---|--------------------|-------------------|--|
| $\overline{CS0}$ , CS1, $\overline{WS}$ , $\overline{RS}$ | I                  | I/O               | These four inputs are used in Asynchronous Peripheral mode. The chip is selected when $\overline{CS0}$ is Low and CS1 is High. While the chip is selected, a Low on Write Strobe ( $\overline{WS}$ ) loads the data present on the D0 - D7 inputs into the internal data buffer. A Low on Read Strobe ( $\overline{RS}$ ) changes D7 into a status output — High if Ready, Low if Busy — and drives D0 - D6 High.<br>In Express mode, CS1 is used as a serial-enable signal for daisy-chaining. $\overline{WS}$ and $\overline{RS}$ should be mutually exclusive, but if both are Low simultaneously, the Write Strobe overrides. After configuration, these are user-programmable I/O pins. |
| A0 - A17  | O                  | I/O               | During Master Parallel configuration, these 18 output pins address the configuration EPROM. After configuration, they are user-programmable I/O pins.  |
| A18 - A21 (XC4003XL to XC4085XL)                          | O                  | I/O               | During Master Parallel configuration with an XC4000X master, these 4 output pins add 4 more bits to address the configuration EPROM. After configuration, they are user-programmable I/O pins. (See Master Parallel Configuration section for additional details.)   |
| D0 - D7   | I                  | I/O               | During Master Parallel and Peripheral configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins.  |
| DIN   | I                  | I/O               | During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. During Parallel configuration, DIN is the D0 input. After configuration, DIN is a user-programmable I/O pin.   |
| DOUT  | O                  | I/O               | During configuration in any mode but Express mode, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input.<br>In Express mode for XC4000E and XC4000X only, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices. After configuration, DOUT is a user-programmable I/O pin.  |
| <b>Unrestricted User-Programmable I/O Pins</b>            |                    |                   |  |
| I/O   | Weak Pull-up       | I/O               | These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor (25 k $\Omega$ - 100 k $\Omega$ ) that defines the logic level as High.  |

## Boundary Scan

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.


The XC4000 Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details

of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset for the control logic, is described in the standard but is not implemented in Xilinx devices.

The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note XAPP 017: "*Boundary Scan in XC4000 Devices*."

Figure 40 on page 43 shows a simplified block diagram of the XC4000E Input/Output Block with boundary scan implemented. XC4000X boundary scan logic is identical.



**Figure 41: XC4000 Series Boundary Scan Logic**

## Instruction Set

The XC4000 Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in [Table 17](#).

## Bit Sequence

The bit sequence within each IOB is: In, Out, 3-State. The input-only M0 and M2 mode pins contribute only the In bit to the boundary scan I/O data register, while the output-only M1 pin contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in XDE or Epic), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in [Figure 42](#). The device-specific pinout tables for the XC4000 Series include the boundary scan locations for each IOB pin.

BSDL (Boundary Scan Description Language) files for XC4000 Series devices are available on the Xilinx FTP site.

## Including Boundary Scan in a Schematic


If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in [Figure 43](#).

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.

**Table 17: Boundary Scan Instructions**

| Instruction | I1 | I2 | I0 | Test Selected   | TDO Source      | I/O Data Source |
|-------------|----|----|----|-----------------|-----------------|-----------------|
| 0           | 0  | 0  | 0  | EXTEST          | DR              | DR              |
| 0           | 0  | 1  | 1  | SAMPLE/PR ELOAD | DR              | Pin/Logic       |
| 0           | 1  | 0  | 0  | USER 1          | BSCAN. TDO1     | User Logic      |
| 0           | 1  | 1  | 1  | USER 2          | BSCAN. TDO2     | User Logic      |
| 1           | 0  | 0  | 0  | READBACK        | Readback Data   | Pin/Logic       |
| 1           | 0  | 1  | 1  | CONFIGURE       | DOUT            | Disabled        |
| 1           | 1  | 0  | 0  | Reserved        | —               | —               |
| 1           | 1  | 1  | 1  | BYPASS          | Bypass Register | —               |



X6075

**Figure 42: Boundary Scan Bit Sequence**


## Avoiding Inadvertent Boundary Scan

If TMS or TCK is used as user I/O, care must be taken to ensure that at least one of these pins is held constant during configuration. In some applications, a situation may occur where TMS or TCK is driven during configuration. This may cause the device to go into boundary scan mode and disrupt the configuration process.

To prevent activation of boundary scan during configuration, do either of the following:

- TMS: Tie High to put the Test Access Port controller in a benign RESET state
- TCK: Tie High or Low—don't toggle this clock input.

For more information regarding boundary scan, refer to the Xilinx Application Note XAPP 017.001, "Boundary Scan in XC4000E Devices."



**Figure 43: Boundary Scan Schematic Example**

## Configuration

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. XC4000 Series devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The XACT<sup>step</sup> development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.


## Special Purpose Pins

Three configuration mode pins (M2, M1, M0) are sampled prior to configuration to determine the configuration mode. After configuration, these pins can be used as auxiliary connections. M2 and M0 can be used as inputs, and M1 can be used as an output. The XACT<sup>step</sup> development system does not use these resources unless they are explicitly specified in the design entry. This is done by placing a special pad symbol called MD2, MD1, or MD0 instead of the input or output pad symbol.

In XC4000 Series devices, the mode pins have weak pull-up resistors during configuration. With all three mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the mode pins can be left unconnected. (Note, however, that the internal pull-up resistor value can be as high as 100 kΩ.) After configuration, these pins can individually have weak pull-up or pull-down resistors, as specified in the design. A pull-down resistor value of 4.7 kΩ is recommended.

These pins are located in the lower left chip corner and are near the readback nets. This location allows convenient routing if compatibility with the XC2000 and XC3000 family conventions of M0/RT, M1/RD is desired.





**Figure 48: Start-up Logic**

## Readback

The user can read back the content of configuration memory and the level of certain internal nodes without interfering with the normal operation of the device.

Readback not only reports the downloaded configuration bits, but can also include the present state of the device, represented by the content of all flip-flops and latches in CLBs and IOBs, as well as the content of function generators used as RAMs.

Note that in XC4000 Series devices, configuration data is *not* inverted with respect to configuration as it is in XC2000 and XC3000 families.

XC4000 Series Readback does not use any dedicated pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA, RDBK.RIP and RDBK.CLK) that can be routed to any IOB. To access the internal Readback signals, place the READ-

BACK library symbol and attach the appropriate pad symbols, as shown in [Figure 49](#).

After Readback has been initiated by a High level on RDBK.TRIG after configuration, the RDBK.RIP (Read In Progress) output goes High on the next rising edge of RDBK.CLK. Subsequent rising edges of this clock shift out Readback data on the RDBK.DATA net.

Readback data does not include the preamble, but starts with five dummy bits (all High) followed by the Start bit (Low) of the first frame. The first two data bits of the first frame are always High.

Each frame ends with four error check bits. They are read back as High. The last seven bits of the last frame are also read back as High. An additional Start bit (Low) and an 11-bit Cyclic Redundancy Check (CRC) signature follow, before RDBK.RIP returns Low.

**Table 22: Pin Functions During Configuration**

| CONFIGURATION MODE <M2:M1:M0> |                          |                              |                               |                                 |                               | USER OPERATION |
|-------------------------------|--------------------------|------------------------------|-------------------------------|---------------------------------|-------------------------------|----------------|
| SLAVE SERIAL<br><1:1:1>       | MASTER SERIAL<br><0:0:0> | SYNCH. PERIPHERAL<br><0:1:1> | ASYNCH. PERIPHERAL<br><1:0:1> | MASTER PARALLEL DOWN<br><1:1:0> | MASTER PARALLEL UP<br><1:0:0> |                |
| M2(HIGH) (I)                  | M2(LOW) (I)              | M2(LOW) (I)                  | M2(HIGH) (I)                  | M2(HIGH) (I)                    | M2(HIGH) (I)                  | (I)            |
| M1(HIGH) (I)                  | M1(LOW) (I)              | M1(HIGH) (I)                 | M1(LOW) (I)                   | M1(HIGH) (I)                    | M1(LOW) (I)                   | (O)            |
| M0(HIGH) (I)                  | M0(LOW) (I)              | M0(HIGH) (I)                 | M0(HIGH) (I)                  | M0(LOW) (I)                     | M0(LOW) (I)                   | (I)            |
| HDC (HIGH)                    | HDC (HIGH)               | HDC (HIGH)                   | HDC (HIGH)                    | HDC (HIGH)                      | HDC (HIGH)                    | I/O            |
| LDC (LOW)                     | LDC (LOW)                | LDC (LOW)                    | LDC (LOW)                     | LDC (LOW)                       | LDC (LOW)                     | I/O            |
| INIT                          | INIT                     | INIT                         | INIT                          | INIT                            | INIT                          | I/O            |
| DONE                          | DONE                     | DONE                         | DONE                          | DONE                            | DONE                          | DONE           |
| PROGRAM (I)                   | PROGRAM (I)              | PROGRAM (I)                  | PROGRAM (I)                   | PROGRAM (I)                     | PROGRAM (I)                   | PROGRAM        |
| CCLK (I)                      | CCLK (O)                 | CCLK (I)                     | CCLK (O)                      | CCLK (O)                        | CCLK (O)                      | CCLK (I)       |
|                               |                          | RDY/BUSY (O)                 | RDY/BUSY (O)                  | RCLK (O)                        | RCLK (O)                      | I/O            |
|                               |                          |                              | RS (I)                        |                                 |                               | I/O            |
|                               |                          |                              | CS0 (I)                       |                                 |                               | I/O            |
|                               |                          | DATA 7 (I)                   | DATA 7 (I)                    | DATA 7 (I)                      | DATA 7 (I)                    | I/O            |
|                               |                          | DATA 6 (I)                   | DATA 6 (I)                    | DATA 6 (I)                      | DATA 6 (I)                    | I/O            |
|                               |                          | DATA 5 (I)                   | DATA 5 (I)                    | DATA 5 (I)                      | DATA 5 (I)                    | I/O            |
|                               |                          | DATA 4 (I)                   | DATA 4 (I)                    | DATA 4 (I)                      | DATA 4 (I)                    | I/O            |
|                               |                          | DATA 3 (I)                   | DATA 3 (I)                    | DATA 3 (I)                      | DATA 3 (I)                    | I/O            |
|                               |                          | DATA 2 (I)                   | DATA 2 (I)                    | DATA 2 (I)                      | DATA 2 (I)                    | I/O            |
|                               |                          | DATA 1 (I)                   | DATA 1 (I)                    | DATA 1 (I)                      | DATA 1 (I)                    | I/O            |
| DIN (I)                       | DIN (I)                  | DATA 0 (I)                   | DATA 0 (I)                    | DATA 0 (I)                      | DATA 0 (I)                    | I/O            |
| DOUT                          | DOUT                     | DOUT                         | DOUT                          | DOUT                            | DOUT                          | SGCK4-GCK6-I/O |
| TDI                           | TDI                      | TDI                          | TDI                           | TDI                             | TDI                           | TDI-I/O        |
| TCK                           | TCK                      | TCK                          | TCK                           | TCK                             | TCK                           | TCK-I/O        |
| TMS                           | TMS                      | TMS                          | TMS                           | TMS                             | TMS                           | TMS-I/O        |
| TDO                           | TDO                      | TDO                          | TDO                           | TDO                             | TDO                           | TDO-(O)        |
|                               |                          |                              | WS (I)                        | A0                              | A0                            | I/O            |
|                               |                          |                              |                               | A1                              | A1                            | PGCK4-GCK7-I/O |
|                               |                          |                              | CS1                           | A2                              | A2                            | I/O            |
|                               |                          |                              |                               | A3                              | A3                            | I/O            |
|                               |                          |                              |                               | A4                              | A4                            | I/O            |
|                               |                          |                              |                               | A5                              | A5                            | I/O            |
|                               |                          |                              |                               | A6                              | A6                            | I/O            |
|                               |                          |                              |                               | A7                              | A7                            | I/O            |
|                               |                          |                              |                               | A8                              | A8                            | I/O            |
|                               |                          |                              |                               | A9                              | A9                            | I/O            |
|                               |                          |                              |                               | A10                             | A10                           | I/O            |
|                               |                          |                              |                               | A11                             | A11                           | I/O            |
|                               |                          |                              |                               | A12                             | A12                           | I/O            |
|                               |                          |                              |                               | A13                             | A13                           | I/O            |
|                               |                          |                              |                               | A14                             | A14                           | I/O            |
|                               |                          |                              |                               | A15                             | A15                           | SGCK1-GCK8-I/O |
|                               |                          |                              |                               | A16                             | A16                           | PGCK1-GCK1-I/O |
|                               |                          |                              |                               | A17                             | A17                           | I/O            |
|                               |                          |                              |                               | A18*                            | A18*                          | I/O            |
|                               |                          |                              |                               | A19*                            | A19*                          | I/O            |
|                               |                          |                              |                               | A20*                            | A20*                          | I/O            |
|                               |                          |                              |                               | A21*                            | A21*                          | I/O            |
|                               |                          |                              |                               |                                 |                               | ALL OTHERS     |

**Table 23: Pin Functions During Configuration**

| CONFIGURATION MODE <M2:M1:M0> |                          |                              |                               |                                 |                               | USER OPERATION |
|-------------------------------|--------------------------|------------------------------|-------------------------------|---------------------------------|-------------------------------|----------------|
| SLAVE SERIAL<br><1:1:1>       | MASTER SERIAL<br><0:0:0> | SYNCH. PERIPHERAL<br><0:1:1> | ASYNCH. PERIPHERAL<br><1:0:1> | MASTER PARALLEL DOWN<br><1:1:0> | MASTER PARALLEL UP<br><1:0:0> |                |
| M2(HIGH) (I)                  | M2(LOW) (I)              | M2(LOW) (I)                  | M2(HIGH) (I)                  | M2(HIGH) (I)                    | M2(HIGH) (I)                  | (I)            |
| M1(HIGH) (I)                  | M1(LOW) (I)              | M1(HIGH) (I)                 | M1(LOW) (I)                   | M1(HIGH) (I)                    | M1(LOW) (I)                   | (O)            |
| M0(HIGH) (I)                  | M0(LOW) (I)              | M0(HIGH) (I)                 | M0(HIGH) (I)                  | M0(LOW) (I)                     | M0(LOW) (I)                   | (I)            |
| HDC (HIGH)                    | HDC (HIGH)               | HDC (HIGH)                   | HDC (HIGH)                    | HDC (HIGH)                      | HDC (HIGH)                    | I/O            |
| LDC (LOW)                     | LDC (LOW)                | LDC (LOW)                    | LDC (LOW)                     | LDC (LOW)                       | LDC (LOW)                     | I/O            |
| INIT                          | INIT                     | INIT                         | INIT                          | INIT                            | INIT                          | I/O            |
| DONE                          | DONE                     | DONE                         | DONE                          | DONE                            | DONE                          | DONE           |
| PROGRAM (I)                   | PROGRAM (I)              | PROGRAM (I)                  | PROGRAM (I)                   | PROGRAM (I)                     | PROGRAM (I)                   | PROGRAM        |
| CCLK (I)                      | CCLK (O)                 | CCLK (I)                     | CCLK (O)                      | CCLK (O)                        | CCLK (O)                      | CCLK (I)       |
|                               |                          | RDY/BUSY (O)                 | RDY/BUSY (O)                  | RCLK (O)                        | RCLK (O)                      | I/O            |
|                               |                          |                              | RS (I)                        |                                 |                               | I/O            |
|                               |                          |                              | CS0 (I)                       |                                 |                               | I/O            |
|                               |                          | DATA 7 (I)                   | DATA 7 (I)                    | DATA 7 (I)                      | DATA 7 (I)                    | I/O            |
|                               |                          | DATA 6 (I)                   | DATA 6 (I)                    | DATA 6 (I)                      | DATA 6 (I)                    | I/O            |
|                               |                          | DATA 5 (I)                   | DATA 5 (I)                    | DATA 5 (I)                      | DATA 5 (I)                    | I/O            |
|                               |                          | DATA 4 (I)                   | DATA 4 (I)                    | DATA 4 (I)                      | DATA 4 (I)                    | I/O            |
|                               |                          | DATA 3 (I)                   | DATA 3 (I)                    | DATA 3 (I)                      | DATA 3 (I)                    | I/O            |
|                               |                          | DATA 2 (I)                   | DATA 2 (I)                    | DATA 2 (I)                      | DATA 2 (I)                    | I/O            |
|                               |                          | DATA 1 (I)                   | DATA 1 (I)                    | DATA 1 (I)                      | DATA 1 (I)                    | I/O            |
| DIN (I)                       | DIN (I)                  | DATA 0 (I)                   | DATA 0 (I)                    | DATA 0 (I)                      | DATA 0 (I)                    | I/O            |
| DOUT                          | DOUT                     | DOUT                         | DOUT                          | DOUT                            | DOUT                          | SGCK4-GCK6-I/O |
| TDI                           | TDI                      | TDI                          | TDI                           | TDI                             | TDI                           | TDI-I/O        |
| TCK                           | TCK                      | TCK                          | TCK                           | TCK                             | TCK                           | TCK-I/O        |
| TMS                           | TMS                      | TMS                          | TMS                           | TMS                             | TMS                           | TMS-I/O        |
| TDO                           | TDO                      | TDO                          | TDO                           | TDO                             | TDO                           | TDO-(O)        |
|                               |                          |                              | WS (I)                        | A0                              | A0                            | I/O            |
|                               |                          |                              |                               | A1                              | A1                            | PGCK4-GCK7-I/O |
|                               |                          |                              | CS1                           | A2                              | A2                            | I/O            |
|                               |                          |                              |                               | A3                              | A3                            | I/O            |
|                               |                          |                              |                               | A4                              | A4                            | I/O            |
|                               |                          |                              |                               | A5                              | A5                            | I/O            |
|                               |                          |                              |                               | A6                              | A6                            | I/O            |
|                               |                          |                              |                               | A7                              | A7                            | I/O            |
|                               |                          |                              |                               | A8                              | A8                            | I/O            |
|                               |                          |                              |                               | A9                              | A9                            | I/O            |
|                               |                          |                              |                               | A10                             | A10                           | I/O            |
|                               |                          |                              |                               | A11                             | A11                           | I/O            |
|                               |                          |                              |                               | A12                             | A12                           | I/O            |
|                               |                          |                              |                               | A13                             | A13                           | I/O            |
|                               |                          |                              |                               | A14                             | A14                           | I/O            |
|                               |                          |                              |                               | A15                             | A15                           | SGCK1-GCK8-I/O |
|                               |                          |                              |                               | A16                             | A16                           | PGCK1-GCK1-I/O |
|                               |                          |                              |                               | A17                             | A17                           | I/O            |
|                               |                          |                              |                               | A18*                            | A18*                          | I/O            |
|                               |                          |                              |                               | A19*                            | A19*                          | I/O            |
|                               |                          |                              |                               | A20*                            | A20*                          | I/O            |
|                               |                          |                              |                               | A21*                            | A21*                          | I/O            |
|                               |                          |                              |                               |                                 |                               | ALL OTHERS     |

\* XC4000X only

- Notes
1. A shaded table cell represents a 50 kΩ - 100 kΩ pull-up before and during configuration.
  2. (I) represents an input; (O) represents an output.
  3. INIT is an open-drain output during configuration.

## Asynchronous Peripheral Mode

### Write to FPGA

Asynchronous Peripheral mode uses the trailing edge of the logic AND condition of  $\overline{WS}$  and  $\overline{CS0}$  being Low and  $\overline{RS}$  and  $\overline{CS1}$  being High to accept byte-wide data from a microprocessor bus. In the lead FPGA, this data is loaded into a double-buffered UART-like parallel-to-serial converter and is serially shifted into the internal logic.

The lead FPGA presents the preamble data (and all data that overflows the lead device) on its DOUT pin. The RDY/BUSY output from the lead FPGA acts as a handshake signal to the microprocessor. RDY/BUSY goes Low when a byte has been received, and goes High again when the byte-wide input buffer has transferred its information into the shift register, and the buffer is ready to receive new data. A new write may be started immediately, as soon as the RDY/BUSY output has gone Low, acknowledging receipt of the previous data. Write may not be terminated until RDY/BUSY is High again for one CCLK period. Note that RDY/BUSY is pulled High with a high-impedance pull-up prior to  $\overline{INIT}$  going High.

The length of the  $\overline{BUSY}$  signal depends on the activity in the UART. If the shift register was empty when the new byte was received, the  $\overline{BUSY}$  signal lasts for only two CCLK periods. If the shift register was still full when the new byte was received, the  $\overline{BUSY}$  signal can be as long as nine CCLK periods.

Note that after the last byte has been entered, only seven of its bits are shifted out. CCLK remains High with DOUT equal to bit 6 (the next-to-last bit) of the last byte entered.

The RDY/ $\overline{BUSY}$  handshake can be ignored if the delay from any one Write to the end of the next Write is guaranteed to be longer than 10 CCLK periods.

### Status Read

The logic AND condition of the  $\overline{CS0}$ ,  $\overline{CS1}$  and  $\overline{RS}$  inputs puts the device status on the Data bus.


- D7 High indicates Ready
- D7 Low indicates Busy
- D0 through D6 go unconditionally High

It is mandatory that the whole start-up sequence be started and completed by one byte-wide input. Otherwise, the pins used as Write Strobe or Chip Enable might become active outputs and interfere with the final byte transfer. If this transfer does not occur, the start-up sequence is not completed all the way to the finish (point F in [Figure 47 on page 53](#)).

In this case, at worst, the internal reset is not released. At best, Readback and Boundary Scan are inhibited. The length-count value, as generated by the XACTstep software, ensures that these problems never occur.

Although RDY/ $\overline{BUSY}$  is brought out as a separate signal, microprocessors can more easily read this information on one of the data lines. For this purpose, D7 represents the RDY/ $\overline{BUSY}$  status when  $\overline{RS}$  is Low,  $\overline{WS}$  is High, and the two chip select lines are both active.

Asynchronous Peripheral mode is selected by a <101> on the mode pins (M2, M1, M0).



**Figure 58: Asynchronous Peripheral Mode Circuit Diagram**

**Table 25: Component Availability Chart for XC4000E FPGAs**

|         | PINS | TYPE | CODE | 84          | 100         | 100         | 120        | 144         | 156        | 160         | 191        | 208            | 208         | 223        | 225        | 240            | 240         | 299        | 304           |
|---------|------|------|------|-------------|-------------|-------------|------------|-------------|------------|-------------|------------|----------------|-------------|------------|------------|----------------|-------------|------------|---------------|
|         |      |      |      | Plast. PLCC | Plast. PQFP | Plast. VQFP | Ceram. PGA | Plast. TQFP | Ceram. PGA | Plast. PQFP | Ceram. PGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | Plast. BGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | High-Perf. QF |
|         |      |      |      | PC84        | PQ100       | VQ100       | PG120      | TQ144       | PG156      | PQ160       | PG191      | HQ208          | PQ208       | PG223      | BG225      | HQ240          | PQ240       | PG299      | HQ304         |
| XC4003E | -4   | C I  | C I  | C I         | C I         |             |            |             |            |             |            |                |             |            |            |                |             |            |               |
|         | -3   | C I  | C I  | C I         | C I         |             |            |             |            |             |            |                |             |            |            |                |             |            |               |
|         | -2   | C I  | C I  | C I         | C I         |             |            |             |            |             |            |                |             |            |            |                |             |            |               |
|         | -1   | C    | C    | C           | C           |             |            |             |            |             |            |                |             |            |            |                |             |            |               |
| XC4005E | -4   | C I  | C I  |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -3   | C I  | C I  |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -2   | C I  | C I  |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -1   | C    | C    |             |             |             |            | C           | C          | C           |            |                | C           |            |            |                |             |            |               |
| XC4006E | -4   | C I  |      |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -3   | C I  |      |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -2   | C I  |      |             |             |             |            | C I         | C I        | C I         |            |                | C I         |            |            |                |             |            |               |
|         | -1   | C    |      |             |             |             |            | C           | C          | C           |            |                | C           |            |            |                |             |            |               |
| XC4008E | -4   | C I  |      |             |             |             |            |             |            | C I         | C I        |                | C I         |            |            |                |             |            |               |
|         | -3   | C I  |      |             |             |             |            |             |            | C I         | C I        |                | C I         |            |            |                |             |            |               |
|         | -2   | C I  |      |             |             |             |            |             |            | C I         | C I        |                | C I         |            |            |                |             |            |               |
|         | -1   | C    |      |             |             |             |            |             |            | C           | C          |                | C           |            |            |                |             |            |               |
| XC4010E | -4   | C I  |      |             |             |             |            |             |            | C I         | C I        | C I            | C I         |            |            | C I            |             |            |               |
|         | -3   | C I  |      |             |             |             |            |             |            | C I         | C I        | C I            | C I         |            |            | C I            |             |            |               |
|         | -2   | C I  |      |             |             |             |            |             |            | C I         | C I        | C I            | C I         |            |            | C I            |             |            |               |
|         | -1   | C    |      |             |             |             |            |             |            | C           | C          | C              | C           |            |            | C              |             |            |               |
| XC4013E | -4   |      |      |             |             |             |            |             |            | C I         |            | C I            | C I         | C I        | C I        | C I            | C I         |            |               |
|         | -3   |      |      |             |             |             |            |             |            | C I         |            | C I            | C I         | C I        | C I        | C I            | C I         |            |               |
|         | -2   |      |      |             |             |             |            |             |            | C I         |            | C I            | C I         | C I        | C I        | C I            | C I         |            |               |
|         | -1   |      |      |             |             |             |            |             |            | C           |            | C              | C           | C          | C          | C              | C           |            |               |
| XC4020E | -4   |      |      |             |             |             |            |             |            |             |            | C I            |             | C I        |            | C I            |             |            |               |
|         | -3   |      |      |             |             |             |            |             |            |             |            | C I            |             | C I        |            | C I            |             |            |               |
|         | -2   |      |      |             |             |             |            |             |            |             |            | C I            |             | C I        |            | C I            |             |            |               |
|         | -1   |      |      |             |             |             |            |             |            |             |            | C              |             | C          |            | C              |             |            |               |
| XC4025E | -4   |      |      |             |             |             |            |             |            |             |            |                |             | C I        |            | C I            |             | C I        | C I           |
|         | -3   |      |      |             |             |             |            |             |            |             |            |                |             | C I        |            | C I            |             | C I        | C I           |
|         | -2   |      |      |             |             |             |            |             |            |             |            |                |             | C          |            | C              |             | C          | C             |

1/29/99

C = Commercial  $T_J = 0^\circ$  to  $+85^\circ\text{C}$

I = Industrial  $T_J = -40^\circ\text{C}$  to  $+100^\circ\text{C}$

**Table 26: Component Availability Chart for XC4000EX FPGAs**

|          | PINS | TYPE | CODE | 208            | 240            | 299        | 304            | 352        | 411        | 432        |
|----------|------|------|------|----------------|----------------|------------|----------------|------------|------------|------------|
|          |      |      |      | High-Perf. QFP | High-Perf. QFP | Ceram. PGA | High-Perf. QFP | Plast. BGA | Ceram. PGA | Plast. BGA |
|          |      |      |      | HQ208          | HQ240          | PG299      | HQ304          | BG352      | PG411      | BG432      |
| XC4028EX | -4   | C I  | C I  | C I            | C I            | C I        | C I            | C I        |            |            |
|          | -3   | C I  | C I  | C I            | C I            | C I        | C I            | C I        |            |            |
|          | -2   | C    | C    | C              | C              | C          | C              | C          |            |            |
| XC4036EX | -4   |      |      | C I            | C I            |            | C I            | C I        | C I        | C I        |
|          | -3   |      |      | C I            | C I            |            | C I            | C I        | C I        | C I        |
|          | -2   |      |      | C              | C              |            | C              | C          | C          | C          |

1/29/99

C = Commercial  $T_J = 0^\circ$  to  $+85^\circ\text{C}$

I = Industrial  $T_J = -40^\circ\text{C}$  to  $+100^\circ\text{C}$