



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 576  |
| Number of Logic Elements/Cells | 1368   |
| Total RAM Bits                 | 18432  |
| Number of I/O                  | 113  |
| Number of Gates                | 13000  |
| Voltage - Supply               | 3V ~ 3.6V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 144-LQFP Exposed Pad   |
| Supplier Device Package        | 144-TQFP (20x20)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc4013xl-2ht144c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1: XC4000E and XC4000X Series Field Programmable Gate Arrays

|             |       | Max Logic | Max. RAM   | Typical          |         |       | Number     |          |
|-------------|-------|-----------|------------|------------------|---------|-------|------------|----------|
|             | Logic | Gates     | Bits       | Gate Range       | CLB     | Total | of         | Max.     |
| Device      | Cells | (No RAM)  | (No Logic) | (Logic and RAM)* | Matrix  | CLBs  | Flip-Flops | User I/O |
| XC4002XL    | 152   | 1,600     | 2,048      | 1,000 - 3,000    | 8 x 8   | 64    | 256        | 64       |
| XC4003E     | 238   | 3,000     | 3,200      | 2,000 - 5,000    | 10 x 10 | 100   | 360        | 80       |
| XC4005E/XL  | 466   | 5,000     | 6,272      | 3,000 - 9,000    | 14 x 14 | 196   | 616        | 112      |
| XC4006E     | 608   | 6,000     | 8,192      | 4,000 - 12,000   | 16 x 16 | 256   | 768        | 128      |
| XC4008E     | 770   | 8,000     | 10,368     | 6,000 - 15,000   | 18 x 18 | 324   | 936        | 144      |
| XC4010E/XL  | 950   | 10,000    | 12,800     | 7,000 - 20,000   | 20 x 20 | 400   | 1,120      | 160      |
| XC4013E/XL  | 1368  | 13,000    | 18,432     | 10,000 - 30,000  | 24 x 24 | 576   | 1,536      | 192      |
| XC4020E/XL  | 1862  | 20,000    | 25,088     | 13,000 - 40,000  | 28 x 28 | 784   | 2,016      | 224      |
| XC4025E     | 2432  | 25,000    | 32,768     | 15,000 - 45,000  | 32 x 32 | 1,024 | 2,560      | 256      |
| XC4028EX/XL | 2432  | 28,000    | 32,768     | 18,000 - 50,000  | 32 x 32 | 1,024 | 2,560      | 256      |
| XC4036EX/XL | 3078  | 36,000    | 41,472     | 22,000 - 65,000  | 36 x 36 | 1,296 | 3,168      | 288      |
| XC4044XL    | 3800  | 44,000    | 51,200     | 27,000 - 80,000  | 40 x 40 | 1,600 | 3,840      | 320      |
| XC4052XL    | 4598  | 52,000    | 61,952     | 33,000 - 100,000 | 44 x 44 | 1,936 | 4,576      | 352      |
| XC4062XL    | 5472  | 62,000    | 73,728     | 40,000 - 130,000 | 48 x 48 | 2,304 | 5,376      | 384      |
| XC4085XL    | 7448  | 85,000    | 100,352    | 55,000 - 180,000 | 56 x 56 | 3,136 | 7,168      | 448      |

<sup>\*</sup> Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

**Note:** All functionality in low-voltage families is the same as in the corresponding 5-Volt family, except where numerical references are made to timing or power.

# Description

XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal memory cells. The FPGA can either actively read its configuration data from an external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA from an external device (slave and peripheral modes).

XC4000 Series FPGAs are supported by powerful and sophisticated software, covering every aspect of design from schematic or behavioral entry, floor planning, simulation, automatic block placement and routing of interconnects, to the creation, downloading, and readback of the configuration bit stream.

Because Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 5,000 systems per month.

## Taking Advantage of Re-configuration

FPGA devices can be re-configured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be re-configured dynamically to perform different functions at different times.

Re-configurable logic can be used to implement system self-diagnostics, create systems capable of being re-configured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using re-configurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.



# Input Thresholds

The input thresholds of 5V devices can be globally configured for either TTL (1.2 V threshold) or CMOS (2.5 V threshold), just like XC2000 and XC3000 inputs. The two global adjustments of input threshold and output level are independent of each other. The XC4000XL family has an input threshold of 1.6V, compatible with both 3.3V CMOS and TTL levels.

#### Global Signal Access to Logic

There is additional access from global clocks to the F and G function generator inputs.

# Configuration Pin Pull-Up Resistors

During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors. A pull-down resistor value of  $4.7~\mathrm{k}\Omega$  is recommended.

The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors after configuration.

The PROGRAM input pin has a permanent weak pull-up.

## Soft Start-up

Like the XC3000A, XC4000 Series devices have "Soft Start-up." When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. This feature avoids potential ground bounce when all outputs are turned on simultaneously. Immediately after start-up, the slew rate of the individual outputs is, as in the XC4000 family, determined by the individual configuration option.

# XC4000 and XC4000A Compatibility

Existing XC4000 bitstreams can be used to configure an XC4000E device. XC4000A bitstreams must be recompiled for use with the XC4000E due to improved routing resources, although the devices are pin-for-pin compatible.

# Additional Improvements in XC4000X Only

# Increased Routing

New interconnect in the XC4000X includes twenty-two additional vertical lines in each column of CLBs and twelve new horizontal lines in each row of CLBs. The twelve "Quad Lines" in each CLB row and column include optional repowering buffers for maximum speed. Additional high-performance routing near the IOBs enhances pin flexibility.

## Faster Input and Output

A fast, dedicated early clock sourced by global clock buffers is available for the IOBs. To ensure synchronization with the regular global clocks, a Fast Capture latch driven by the early clock is available. The input data can be initially loaded into the Fast Capture latch with the early clock, then transferred to the input flip-flop or latch with the low-skew global clock. A programmable delay on the input can be used to avoid hold-time requirements. See "IOB Input Signals" on page 20 for more information.

# Latch Capability in CLBs

Storage elements in the XC4000X CLB can be configured as either flip-flops or latches. This capability makes the FPGA highly synthesis-compatible.

## IOB Output MUX From Output Clock

A multiplexer in the IOB allows the output clock to select either the output data or the IOB clock enable as the output to the pad. Thus, two different data signals can share a single output pad, effectively doubling the number of device outputs without requiring a larger, more expensive package. This multiplexer can also be configured as an AND-gate to implement a very fast pin-to-pin path. See "IOB Output Signals" on page 23 for more information.

# Additional Address Bits

Larger devices require more bits of configuration data. A daisy chain of several large XC4000X devices may require a PROM that cannot be addressed by the eighteen address bits supported in the XC4000E. The XC4000X Series therefore extends the addressing in Master Parallel configuration mode to 22 bits.





Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

## Flip-Flops

The CLB can pass the combinatorial output(s) to the interconnect network, but can also store the combinatorial results or other incoming data in one or two flip-flops, and connect their outputs to the interconnect network as well.

The two edge-triggered D-type flip-flops have common clock (K) and clock enable (EC) inputs. Either or both clock inputs can also be permanently enabled. Storage element functionality is described in Table 2.

#### Latches (XC4000X only)

The CLB storage elements can also be configured as latches. The two latches have common clock (K) and clock enable (EC) inputs. Storage element functionality is described in Table 2.

### Clock Input

Each flip-flop can be triggered on either the rising or falling clock edge. The clock pin is shared by both storage elements. However, the clock is individually invertible for each storage element. Any inverter placed on the clock input is automatically absorbed into the CLB.

### Clock Enable

The clock enable signal (EC) is active High. The EC pin is shared by both storage elements. If left unconnected for either, the clock enable for that storage element defaults to the active state. EC is not invertible within the CLB.

Table 2: CLB Storage Element Functionality (active rising edge is shown)

| Mode               | K | EC | SR | D | Q  |
|--------------------|---|----|----|---|----|
| Power-Up or<br>GSR | Х | Х  | Х  | Х | SR |
|                    | Х | Х  | 1  | Х | SR |
| Flip-Flop          |   | 1* | 0* | D | D  |
|                    | 0 | Х  | 0* | Х | Q  |
| Latch              | 1 | 1* | 0* | Х | Q  |
| Lateri             | 0 | 1* | 0* | D | D  |
| Both               | Х | 0  | 0* | Х | Ø  |

Legend:

X Don't care
Rising edge

SR Set or Reset value. Reset is default.

0\* Input is Low or unconnected (default value)
1\* Input is High or unconnected (default value)





Figure 4: 16x2 (or 16x1) Edge-Triggered Single-Port RAM



Figure 5: 32x1 Edge-Triggered Single-Port RAM (F and G addresses are identical)

6-14 May 14, 1999 (Version 1.6)



#### **Dual-Port Edge-Triggered Mode**

In dual-port mode, both the F and G function generators are used to create a single 16x1 RAM array with one write port and two read ports. The resulting RAM array can be read and written simultaneously at two independent addresses. Simultaneous read and write operations at the same address are also supported.

Dual-port mode always has edge-triggered write timing, as shown in Figure 3.

Figure 6 shows a simple model of an XC4000 Series CLB configured as dual-port RAM. One address port, labeled A[3:0], supplies both the read and write address for the F function generator. This function generator behaves the same as a 16x1 single-port edge-triggered RAM array. The RAM output, Single Port Out (SPO), appears at the F function generator output. SPO, therefore, reflects the data at address A[3:0].

The other address port, labeled DPRA[3:0] for Dual Port Read Address, supplies the read address for the G function generator. The write address for the G function generator, however, comes from the address A[3:0]. The output from this 16x1 RAM array, Dual Port Out (DPO), appears at the G function generator output. DPO, therefore, reflects the data at address DPRA[3:0].

Therefore, by using A[3:0] for the write address and DPRA[3:0] for the read address, and reading only the DPO output, a FIFO that can read and write simultaneously is easily generated. Simultaneous access doubles the effective throughput of the FIFO.

The relationships between CLB pins and RAM inputs and outputs for dual-port, edge-triggered mode are shown in Table 6. See Figure 7 on page 16 for a block diagram of a CLB configured in this mode.



Figure 6: XC4000 Series Dual-Port RAM, Simple Model

Table 6: Dual-Port Edge-Triggered RAM Signals

| RAM Signal | CLB Pin | Function                  |
|------------|---------|---------------------------|
| D          | D0      | Data In                   |
| A[3:0]     | F1-F4   | Read Address for F,       |
|            |         | Write Address for F and G |
| DPRA[3:0]  | G1-G4   | Read Address for G        |
| WE         | WE      | Write Enable              |
| WCLK       | K       | Clock                     |
| SPO        | F'      | Single Port Out           |
|            |         | (addressed by A[3:0])     |
| DPO        | G'      | Dual Port Out             |
|            |         | (addressed by DPRA[3:0])  |

**Note:** The pulse following the active edge of WCLK ( $T_{WPS}$  in Figure 3) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

#### Single-Port Level-Sensitive Timing Mode

**Note:** Edge-triggered mode is recommended for all new designs. Level-sensitive mode, also called asynchronous mode, is still supported for XC4000 Series backward-compatibility with the XC4000 family.

Level-sensitive RAM timing is simple in concept but can be complicated in execution. Data and address signals are presented, then a positive pulse on the write enable pin (WE) performs a write into the RAM at the designated address. As indicated by the "level-sensitive" label, this RAM acts like a latch. During the WE High pulse, changing the data lines results in new data written to the old address. Changing the address lines while WE is High results in spurious data written to the new address—and possibly at other addresses as well, as the address lines inevitably do not all change simultaneously.

The user must generate a carefully timed WE signal. The delay on the WE signal and the address lines must be carefully verified to ensure that WE does not become active until after the address lines have settled, and that WE goes inactive before the address lines change again. The data must be stable before and after the falling edge of WE.

In practical terms, WE is usually generated by a 2X clock. If a 2X clock is not available, the falling edge of the system clock can be used. However, there are inherent risks in this approach, since the WE pulse must be guaranteed inactive before the next rising edge of the system clock. Several older application notes are available from Xilinx that discuss the design of level-sensitive RAMs.

However, the edge-triggered RAM available in the XC4000 Series is superior to level-sensitive RAM for almost every application.





Figure 7: 16x1 Edge-Triggered Dual-Port RAM

Figure 8 shows the write timing for level-sensitive, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port level-sensitive mode are shown in Table 7.

Figure 9 and Figure 10 show block diagrams of a CLB configured as 16x2 and 32x1 level-sensitive, single-port RAM.

# **Initializing RAM at Configuration**

Both RAM and ROM implementations of the XC4000 Series devices are initialized during configuration. The initial contents are defined via an INIT attribute or property

attached to the RAM or ROM symbol, as described in the schematic library guide. If not defined, all RAM contents are initialized to all zeros, by default.

RAM initialization occurs only during configuration. The RAM content is not affected by Global Set/Reset.

**Table 7: Single-Port Level-Sensitive RAM Signals** 

| RAM Signal | CLB Pin        | Function     |
|------------|----------------|--------------|
| D          | D0 or D1       | Data In      |
| A[3:0]     | F1-F4 or G1-G4 | Address      |
| WE         | WE             | Write Enable |
| 0          | F' or G'       | Data Out     |



Figure 8: Level-Sensitive RAM Write Timing

May 14, 1999 (Version 1.6)





Figure 13: Fast Carry Logic in XC4000E CLB (shaded area not present in XC4000X)





Figure 15: Simplified Block Diagram of XC4000E IOB



Figure 16: Simplified Block Diagram of XC4000X IOB (shaded areas indicate differences from XC4000E)



# Global Nets and Buffers (XC4000X only)

Eight vertical longlines in each CLB column are driven by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The global lines are broken in the center of the array, to allow faster distribution and to minimize skew across the whole array. Each half-column global line has its own buffered multiplexer, as shown in Figure 35. The top and bottom global lines cannot be connected across the center of the device, as this connection might introduce unacceptable skew. The top and bottom halves of the global lines must be separately driven — although they can be driven by the same global buffer.

The eight global lines in each CLB column can be driven by either of two types of global buffers. They can also be driven by internal logic, because they can be accessed by single, double, and quad lines at the top, bottom, half, and quarter points. Consequently, the number of different clocks that can be used simultaneously in an XC4000X device is very large.

There are four global lines feeding the IOBs at the left edge of the device. IOBs along the right edge have eight global lines. There is a single global line along the top and bottom edges with access to the IOBs. All IOB global lines are broken at the center. They cannot be connected across the center of the device, as this connection might introduce unacceptable skew.

IOB global lines can be driven from two types of global buffers, or from local interconnect. Alternatively, top and bottom IOBs can be clocked from the global lines in the adjacent CLB column.

Two different types of clock buffers are available in the XC4000X:

- Global Low-Skew Buffers (BUFGLS)
- Global Early Buffers (BUFGE)

Global Low-Skew Buffers are the standard clock buffers. They should be used for most internal clocking, whenever a large portion of the device must be driven.

Global Early Buffers are designed to provide a faster clock access, but CLB access is limited to one-fourth of the device. They also facilitate a faster I/O interface.

Figure 35 is a conceptual diagram of the global net structure in the XC4000X.

Global Early buffers and Global Low-Skew buffers share a single pad. Therefore, the same IPAD symbol can drive one buffer of each type, in parallel. This configuration is particularly useful when using the Fast Capture latches, as described in "IOB Input Signals" on page 20. Paired Global

Early and Global Low-Skew buffers share a common input; they cannot be driven by two different signals.

#### Choosing an XC4000X Clock Buffer

The clocking structure of the XC4000X provides a large variety of features. However, it can be simple to use, without understanding all the details. The software automatically handles clocks, along with all other routing, when the appropriate clock buffer is placed in the design. In fact, if a buffer symbol called BUFG is placed, rather than a specific type of buffer, the software even chooses the buffer most appropriate for the design. The detailed information in this section is provided for those users who want a finer level of control over their designs.

If fine control is desired, use the following summary and Table 15 on page 35 to choose an appropriate clock buffer.

- The simplest thing to do is to use a Global Low-Skew buffer.
- If a faster clock path is needed, try a BUFG. The software will first try to use a Global Low-Skew Buffer. If timing requirements are not met, a faster buffer will automatically be used.
- If a single quadrant of the chip is sufficient for the clocked logic, and the timing requires a faster clock than the Global Low-Skew buffer, use a Global Early buffer.

#### **Global Low-Skew Buffers**

Each corner of the XC4000X device has two Global Low-Skew buffers. Any of the eight Global Low-Skew buffers can drive any of the eight vertical Global lines in a column of CLBs. In addition, any of the buffers can drive any of the four vertical lines accessing the IOBs on the left edge of the device, and any of the eight vertical lines accessing the IOBs on the right edge of the device. (See Figure 36 on page 38.)

IOBs at the top and bottom edges of the device are accessed through the vertical Global lines in the CLB array, as in the XC4000E. Any Global Low-Skew buffer can, therefore, access every IOB and CLB in the device.

The Global Low-Skew buffers can be driven by either semi-dedicated pads or internal logic.

To use a Global Low-Skew buffer, instantiate a BUFGLS element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGLS be placed in one of the two Global Low-Skew buffers on the top edge of the device, or a LOC=TR to indicate the Global Low-Skew buffer on the top edge of the device, on the right.



Figure 36: Any BUFGLS (GCK1 - GCK8) Can Drive Any or All Clock Inputs on the Device

# **Global Early Buffers**

Each corner of the XC4000X device has two Global Early buffers. The primary purpose of the Global Early buffers is to provide an earlier clock access than the potentially heavily-loaded Global Low-Skew buffers. A clock source applied to both buffers will result in the Global Early clock edge occurring several nanoseconds earlier than the Global Low-Skew buffer clock edge, due to the lighter loading.

Global Early buffers also facilitate the fast capture of device inputs, using the Fast Capture latches described in "IOB Input Signals" on page 20. For Fast Capture, take a single clock signal, and route it through both a Global Early buffer and a Global Low-Skew buffer. (The two buffers share an input pad.) Use the Global Early buffer to clock the Fast Capture latch, and the Global Low-Skew buffer to clock the normal input flip-flop or latch, as shown in Figure 17 on page 23.

The Global Early buffers can also be used to provide a fast Clock-to-Out on device output pins. However, an early clock in the output flip-flop IOB must be taken into consideration when calculating the internal clock speed for the design.

The Global Early buffers at the left and right edges of the chip have slightly different capabilities than the ones at the top and bottom. Refer to Figure 37, Figure 38, and Figure 35 on page 36 while reading the following explanation.

Each Global Early buffer can access the eight vertical Global lines for all CLBs in the quadrant. Therefore, only one-fourth of the CLB clock pins can be accessed. This restriction is in large part responsible for the faster speed of the buffers, relative to the Global Low-Skew buffers.



Figure 37: Left and Right BUFGEs Can Drive Any or All Clock Inputs in Same Quadrant or Edge (GCK1 is shown. GCK2, GCK5 and GCK6 are similar.)

The left-side Global Early buffers can each drive two of the four vertical lines accessing the IOBs on the entire left edge of the device. The right-side Global Early buffers can each drive two of the eight vertical lines accessing the IOBs on the entire right edge of the device. (See Figure 37.)

Each left and right Global Early buffer can also drive half of the IOBs along either the top or bottom edge of the device, using a dedicated line that can only be accessed through the Global Early buffers.

The top and bottom Global Early buffers can drive half of the IOBs along either the left or right edge of the device, as shown in Figure 38. They can only access the top and bottom IOBs via the CLB global lines.



Figure 38: Top and Bottom BUFGEs Can Drive Any or All Clock Inputs in Same Quadrant (GCK8 is shown. GCK3, GCK4 and GCK7 are similar.)



# **Table 16: Pin Descriptions (Continued)**

|  | I/O<br>During   | I/O<br>After          |  |
|--|-----------------|-----------------------|--|
| Pin Name   | Config.         | Config.               | Pin Description  |
| TDI, TCK,<br>TMS   | I               | I/O<br>or I<br>(JTAG) | If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively. They come directly from the pads, bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed. If the BSCAN symbol is not placed in the design, all boundary scan functions are inhibited once configuration is completed, and these pins become user-programmable I/O. The pins can be used automatically or user-constrained. To use them, use "LOC=" or place the library components TDI, TCK, and TMS instead of the usual pad symbols. Input or output buffers must still be used.   |
| HDC  | 0               | I/O                   | High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.   |
| LDC  | 0               | I/O                   | Low During Configuration (LDC) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, LDC is a user-programmable I/O pin.   |
| ĪNĪT   | I/O             | I/O                   | Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k $\Omega$ - 10 k $\Omega$ external pull-up resistor is recommended. As an active-Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active-Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 $\mu$ s after $\overline{\text{INIT}}$ has gone High. During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, $\overline{\text{INIT}}$ is a user-programmable I/O pin. |
| PGCK1 -<br>PGCK4<br>(XC4000E<br>only)                      | Weak<br>Pull-up | I or I/O              | Four Primary Global inputs each drive a dedicated internal global net with short delay and minimal skew. If not used to drive a global buffer, any of these pins is a user-programmable I/O.  The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbol connected directly to the input of a BUFGP symbol is automatically placed on one of these pins.   |
| SGCK1 -<br>SGCK4<br>(XC4000E<br>only)                      | Weak<br>Pull-up | I or I/O              | Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin. The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buffers. Any input pad symbol connected directly to the input of a BUFGS symbol is automatically placed on one of these pins.   |
| GCK1 -<br>GCK8<br>(XC4000X<br>only)                        | Weak<br>Pull-up | I or I/O              | Eight inputs can each drive a Global Low-Skew buffer. In addition, each can drive a Global Early buffer. Each pair of global buffers can also be driven from internal logic, but must share an input signal. If not used to drive a global buffer, any of these pins is a user-programmable I/O.  Any input pad symbol connected directly to the input of a BUFGLS or BUFGE symbol is automatically placed on one of these pins.   |
| FCLK1 -<br>FCLK4<br>(XC4000XLA<br>and<br>XC4000XV<br>only) | Weak<br>Pull-up | I or I/O              | Four inputs can each drive a Fast Clock (FCLK) buffer which can deliver a clock signal to any IOB clock input in the octant of the die served by the Fast Clock buffer. Two Fast Clock buffers serve the two IOB octants on the left side of the die and the other two Fast Clock buffers serve the two IOB octants on the right side of the die. On each side of the die, one Fast Clock buffer serves the upper octant and the other serves the lower octant. If not used to drive a Fast Clock buffer, any of these pins is a user-programmable I/O.  |



**Table 16: Pin Descriptions (Continued)** 

|  | I/O             | I/O           |  |
|--|-----------------|---------------|--|
| Pin Name                               | During Config.  | After Config. | Pin Description  |
| 1 III Name                             | coming.         | Coming.       | These four inputs are used in Asynchronous Peripheral mode. The chip is selected   |
| CSO, CS1,<br>WS, RS                    | ı               | I/O           | when $\overline{\text{CS0}}$ is Low and CS1 is High. While the chip is selected, a Low on Write Strobe $(\overline{\text{WS}})$ loads the data present on the D0 - D7 inputs into the internal data buffer. A Low on Read Strobe $(\overline{\text{RS}})$ changes D7 into a status output — High if Ready, Low if Busy — and drives D0 - D6 High.  In Express mode, CS1 is used as a serial-enable signal for daisy-chaining. $\overline{\text{WS}}$ and $\overline{\text{RS}}$ should be mutually exclusive, but if both are Low simultaneously, the Write Strobe overrides. After configuration, these are user-programmable I/O pins. |
| A0 - A17                               | 0               | I/O           | During Master Parallel configuration, these 18 output pins address the configuration EPROM. After configuration, they are user-programmable I/O pins.  |
| A18 - A21<br>(XC4003XL to<br>XC4085XL) | 0               | I/O           | During Master Parallel configuration with an XC4000X master, these 4 output pins add 4 more bits to address the configuration EPROM. After configuration, they are user-programmable I/O pins. (See Master Parallel Configuration section for additional details.)   |
| D0 - D7                                | I               | I/O           | During Master Parallel and Peripheral configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins.  |
| DIN                                    | I               | I/O           | During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. During Parallel configuration, DIN is the D0 input. After configuration, DIN is a user-programmable I/O pin.   |
| DOUT                                   | 0               | I/O           | During configuration in any mode but Express mode, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input.  In Express modefor XC4000E and XC4000X only, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices. After configuration, DOUT is a user-programmable I/O pin.   |
| Unrestricted U                         | ser-Prog        | rammabl       | e I/O Pins   |
| I/O                                    | Weak<br>Pull-up | I/O           | These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor (25 k $\Omega$ - 100 k $\Omega$ ) that defines the logic level as High.  |

# **Boundary Scan**

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.

The XC4000 Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details

of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset for the control logic, is described in the standard but is not implemented in Xilinx devices.

The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note XAPP 017: "Boundary Scan in XC4000 Devices."

Figure 40 on page 43 shows a simplified block diagram of the XC4000E Input/Output Block with boundary scan implemented. XC4000X boundary scan logic is identical.



Figure 41 on page 44 is a diagram of the XC4000 Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

XC4000 Series devices can also be configured through the boundary scan logic. See "Readback" on page 55.

# **Data Registers**

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-State Control. Non-IOB pins have appropriate partial bit population for In or Out only. PROGRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the

data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).



Figure 40: Block Diagram of XC4000E IOB with Boundary Scan (some details not shown). XC4000X Boundary Scan Logic is Identical.

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the PROGRAM pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the NIT input.

#### Initialization

During initialization and configuration, user pins HDC,  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE provide status outputs for the system interface. The outputs  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain  $\overline{INIT}$  pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250  $\mu s$  (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive  $\overline{INIT}$ . Two internal clocks after the  $\overline{INIT}$  pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain, DOUT is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain  $\overline{\text{INIT}}$  pin Low. After all configuration frames have been loaded into an FPGA, DOUT again follows the input data so that the remaining data is passed on to the next device.

# **Delaying Configuration After Power-Up**

There are two methods of delaying configuration after power-up: put a logic Low on the PROGRAM input, or pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 46 on page 50.)

A Low on the PROGRAM input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as \$\overline{PRO}\$ GRAM is Low, the FPGA keeps clearing its configuration memory. When \$\overline{PROGRAM}\$ goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the \$\overline{INIT}\$ input is not externally held Low. Note that a Low on the \$\overline{PROGRAM}\$ input automatically forces a Low on the \$\overline{INIT}\$ output. The XC4000 Series \$\overline{PROGRAM}\$ pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold  $\overline{INIT}$  Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When  $\overline{INIT}$  is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250  $\mu s$  to make sure that any slaves in the optional daisy chain have seen that  $\overline{INIT}$  is High.

#### Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

Figure 47 describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the STARTUP library symbol.

### **Start-up Timing**

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence. DONE goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility. DONE can be programmed to go High one CCLK period before or after the I/O become active. Independent of DONE, the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events — DONE going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.



The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 47, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK\_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK\_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bitstream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

### Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks

received since  $\overline{\text{INIT}}$  went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 48. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK SYNC or UCLK SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK\_NOSYNC or UCLK\_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

### **Start-up from CCLK**

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 47 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.



# **Asynchronous Peripheral Mode**

#### Write to FPGA

Asynchronous Peripheral mode uses the trailing edge of the logic AND condition of  $\overline{WS}$  and  $\overline{CS0}$  being Low and  $\overline{RS}$  and CS1 being High to accept byte-wide data from a microprocessor bus. In the lead FPGA, this data is loaded into a double-buffered UART-like parallel-to-serial converter and is serially shifted into the internal logic.

The lead FPGA presents the preamble data (and all data that overflows the lead device) on its DOUT pin. The RDY/BUSY output from the lead FPGA acts as a handshake signal to the microprocessor. RDY/BUSY goes Low when a byte has been received, and goes High again when the byte-wide input buffer has transferred its information into the shift register, and the buffer is ready to receive new data. A new write may be started immediately, as soon as the RDY/BUSY output has gone Low, acknowledging receipt of the previous data. Write may not be terminated until RDY/BUSY is High again for one CCLK period. Note that RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.

The length of the  $\overline{\text{BUSY}}$  signal depends on the activity in the UART. If the shift register was empty when the new byte was received, the  $\overline{\text{BUSY}}$  signal lasts for only two CCLK periods. If the shift register was still full when the new byte was received, the  $\overline{\text{BUSY}}$  signal can be as long as nine CCLK periods.

Note that after the last byte has been entered, only seven of its bits are shifted out. CCLK remains High with DOUT equal to bit 6 (the next-to-last bit) of the last byte entered.

The READY/BUSY handshake can be ignored if the delay from any one Write to the end of the next Write is guaranteed to be longer than 10 CCLK periods.

#### Status Read

The logic AND condition of the  $\overline{CSO}$ , CS1and  $\overline{RS}$  inputs puts the device status on the Data bus.

- D7 High indicates Ready
- D7 Low indicates Busy
- D0 through D6 go unconditionally High

It is mandatory that the whole start-up sequence be started and completed by one byte-wide input. Otherwise, the pins used as Write Strobe or Chip Enable might become active outputs and interfere with the final byte transfer. If this transfer does not occur, the start-up sequence is not completed all the way to the finish (point F in Figure 47 on page 53).

In this case, at worst, the internal reset is not released. At best, Readback and Boundary Scan are inhibited. The length-count value, as generated by the XACT*step* software, ensures that these problems never occur.

Although RDY/ $\overline{\text{BUSY}}$  is brought out as a separate signal, microprocessors can more easily read this information on one of the data lines. For this purpose, D7 represents the RDY/ $\overline{\text{BUSY}}$  status when  $\overline{\text{RS}}$  is Low,  $\overline{\text{WS}}$  is High, and the two chip select lines are both active.

Asynchronous Peripheral mode is selected by a <101> on the mode pins (M2, M1, M0).



Figure 58: Asynchronous Peripheral Mode Circuit Diagram



# **Configuration Switching Characteristics**



# Master Modes (XC4000E/EX)

| Description                |           | Symbol            | Min | Max  | Units      |
|----------------------------|-----------|-------------------|-----|------|------------|
|                            | M0 = High | T <sub>POR</sub>  | 10  | 40   | ms         |
| Power-On Reset             | M0 = Low  | T <sub>POR</sub>  | 40  | 130  | ms         |
| Program Latency            |           | T <sub>PI</sub>   | 30  | 200  | μs per     |
|                            |           |                   |     |      | CLB column |
| CCLK (output) Delay        |           | T <sub>ICCK</sub> | 40  | 250  | μs         |
| CCLK (output) Period, slow |           | T <sub>CCLK</sub> | 640 | 2000 | ns         |
| CCLK (output) Period, fast |           | T <sub>CCLK</sub> | 80  | 250  | ns         |

# Master Modes (XC4000XL)

| Description                |           | Symbol            | Min | Max  | Units      |  |  |  |
|----------------------------|-----------|-------------------|-----|------|------------|--|--|--|
|                            | M0 = High | T <sub>POR</sub>  | 10  | 40   | ms         |  |  |  |
| Power-On Reset             | M0 = Low  | T <sub>POR</sub>  | 40  | 130  | ms         |  |  |  |
| Program Latency            |           | T <sub>Pl</sub>   | 30  | 200  | μs per     |  |  |  |
|                            |           |                   |     |      | CLB column |  |  |  |
| CCLK (output) Delay        |           | T <sub>ICCK</sub> | 40  | 250  | μs         |  |  |  |
| CCLK (output) Period, slow |           | T <sub>CCLK</sub> | 540 | 1600 | ns         |  |  |  |
| CCLK (output) Period, fast |           | T <sub>CCLK</sub> | 67  | 200  | ns         |  |  |  |

# Slave and Peripheral Modes (All)

| Description                    | Symbol            | Min | Max | Units                |
|--------------------------------|-------------------|-----|-----|----------------------|
| Power-On Reset                 | T <sub>POR</sub>  | 10  | 33  | ms                   |
| Program Latency                | T <sub>Pl</sub>   | 30  | 200 | μs per<br>CLB column |
| CCLK (input) Delay (required)  | T <sub>ICCK</sub> | 4   |     | μs                   |
| CCLK (input) Period (required) | T <sub>CCLK</sub> | 100 |     | ns                   |



# **Product Availability**

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

Table 24: Component Availability Chart for XC4000XL FPGAs

|             | PINS       | 84             | 100            | 100            | 144            | 144                | 160               | 160            | 176            | 176                | 208               | 208            | 240               | 240            | 256           | 299           | 304               | 352           | 411           | 432           | 475           | 559           | 560           |
|-------------|------------|----------------|----------------|----------------|----------------|--------------------|-------------------|----------------|----------------|--------------------|-------------------|----------------|-------------------|----------------|---------------|---------------|-------------------|---------------|---------------|---------------|---------------|---------------|---------------|
|             |            |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
| Т           | YPE        | Plast.<br>PLCC | Plast.<br>PQFP | Plast.<br>VQFP | Plast.<br>TQFP | High-Perf.<br>TQFP | High-Perf.<br>QFP | Plast.<br>PQFP | Plast.<br>TQFP | High-Perf.<br>TQFP | High-Perf.<br>QFP | Plast.<br>PQFP | High-Perf.<br>QFP | Plast.<br>PQFP | Plast.<br>BGA | Ceram.<br>PGA | High-Perf.<br>QFP | Plast.<br>BGA | Ceram.<br>PGA | Plast.<br>BGA | Ceram.<br>PGA | Ceram.<br>PGA | Plast.<br>BGA |
| CC          | ODE        | PC84           | PQ100          | VQ100          | TQ144          | HT144              | HQ160             | PQ160          | TQ176          | HT176              | HQ208             | PQ208          | HQ240             | PQ240          | BG256         | PG299         | HQ304             | BG352         | PG411         | BG432         | PG475         | PG559         | BG560         |
|             | -3         | СІ             | СІ             | СІ             |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
| XC4002XL    | -2         | СІ             | СІ             | СІ             |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
| XO4002XL    | -1         | СІ             | СІ             | СІ             |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|             | -09C       | С              | С              | С              |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|             | -3         | СІ             | СІ             | СІ             | CI             |                    |                   | СІ             |                |                    |                   | СІ             |                   |                |               |               |                   |               |               |               |               |               |               |
| XC4005XL    | -2         | CI             | С              | CI             | CI             |                    |                   | CI             |                |                    |                   | CI             |                   |                |               |               |                   |               |               |               |               |               |               |
|             | -1<br>-09C | C I            | CI             | C I            | C I            |                    |                   | C I            |                |                    |                   | C I            |                   |                |               |               |                   |               |               |               |               |               |               |
|             | -3         | CI             | CI             |                | CI             |                    |                   | CI             | СІ             |                    |                   | CI             |                   |                | СІ            |               |                   |               |               |               |               |               |               |
| XC4010XL    | -2         | СІ             | СІ             |                | СІ             |                    |                   | СІ             | CI             |                    |                   | СІ             |                   |                | CI            |               |                   |               |               |               |               |               |               |
| AC40 IUAL   | -1         | СІ             | СІ             |                | СІ             |                    |                   | СІ             | СІ             |                    |                   | СІ             |                   |                | CI            |               |                   |               |               |               |               |               |               |
|             | -09C       | С              | С              |                | С              |                    |                   | С              | С              |                    |                   | С              |                   |                | С             |               |                   |               |               |               |               |               |               |
|             | -3<br>-2   |                |                |                |                | CI                 |                   | CI             |                | CI                 |                   | CI<br>CI       |                   | CI             | CI            |               |                   |               |               |               |               |               |               |
| XC4013XL    | -1         |                |                |                |                | CI                 |                   | CI             |                | CI                 |                   | CI             |                   | CI             | CI            |               |                   |               |               |               |               |               |               |
| AC4013AL    | -09C       |                |                |                |                | C                  |                   | C              |                | C                  |                   | C              |                   | C              | C             |               |                   |               |               |               |               |               |               |
|             | -08C       |                |                |                |                | С                  |                   | С              |                | С                  |                   | С              |                   | С              | С             |               |                   |               |               |               |               |               |               |
|             | -3         |                |                |                |                | СІ                 |                   | CI             |                | CI                 |                   | СІ             |                   | CI             | СІ            |               |                   |               |               |               |               |               |               |
| XC4020XL    | -2         |                |                |                |                | СІ                 |                   | СІ             |                | СІ                 |                   | СІ             |                   | СІ             | СІ            |               |                   |               |               |               |               |               |               |
| AC4020AL    | -1         |                |                |                |                | СІ                 |                   | СІ             |                | СI                 |                   | СІ             |                   | CI             | СІ            |               |                   |               |               |               |               |               |               |
|             | -09C       |                |                |                |                | С                  |                   | С              |                | С                  |                   | С              |                   | С              | С             |               |                   |               |               |               |               |               |               |
|             | -3         |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                | CI            | CI            | CI                | CI            |               |               |               |               |               |
| XC4028XL    | -2<br>-1   |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                | CI            | CI            | CI                | CI            |               |               |               |               |               |
|             | -09C       |                |                |                |                |                    | C                 |                |                |                    | C                 |                | С                 |                | С             | C             | C                 | C             |               |               |               |               |               |
|             | -3         |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                |               |               | CI                | CI            | СІ            | CI            |               |               |               |
|             | -2         |                |                |                |                |                    | СІ                |                |                |                    | СІ                |                | С                 |                |               |               | СІ                | CI            | CI            | СІ            |               |               |               |
| XC4036XL    | -1         |                |                |                |                |                    | СІ                |                |                |                    | СІ                |                | СІ                |                |               |               | СІ                | СІ            | СІ            | СІ            |               |               |               |
|             | -09C       |                |                |                |                |                    | O                 |                |                |                    | С                 |                | С                 |                |               |               | С                 | С             | С             | С             |               |               |               |
|             | -08C       |                |                |                |                |                    | С                 |                |                |                    | С                 |                | С                 |                |               |               | С                 | С             | С             | С             |               |               |               |
|             | -3         |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                |               |               | CI                | CI            | CI            | CI            |               |               |               |
| XC4044XL    | -2<br>-1   |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                |               |               | CI                | CI            | CI            | CI            |               |               |               |
| -           | -09C       |                |                |                |                |                    | С                 |                |                |                    | С                 |                | С                 |                |               |               | С                 | C             | C             | С             |               |               |               |
|             | -3         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                | <u> </u>      | CI            | CI            |               |               | СІ            |
| VC4050VI    | -2         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                |               | CI            | CI            |               |               | CI            |
| XC4052XL    | -1         |                |                |                |                |                    |                   |                |                |                    |                   |                | СІ                |                |               |               | СІ                |               | СІ            | СІ            |               |               | СІ            |
|             | -09C       |                |                |                |                |                    |                   |                |                |                    |                   |                | С                 |                |               |               | С                 |               | С             | С             |               |               | С             |
|             | -3         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                |               |               | CI            | CI            |               | CI            |
| VO4000V!    | -2         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                |               |               | CI            | CI            |               | CI            |
| XC4062XL    | -1<br>-09C |                |                |                |                |                    |                   |                |                |                    |                   |                | C I               |                |               |               | CI                |               |               | C I           | C I           |               | CI<br>C       |
|             | -09C       |                |                |                |                |                    |                   |                |                |                    |                   |                | С                 |                | -             |               | С                 |               |               | С             | С             |               | С             |
|             | -3         |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | CI            |               | CI            | CI            |
| \\ <b>0</b> | -2         |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | CI            |               | CI            | CI            |
| XC4085XL    | -1         |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | CI            |               | CI            | CI            |
|             | -09C       |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | С             |               | С             | С             |
| 1/29/99     | 550        |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | J             |               |               |               |

1/29/99

 $C = Commercial \ T_J = 0^{\circ} \ to \ +85^{\circ}C$ 

I= Industrial  $T_J = -40^{\circ}C$  to  $+100^{\circ}C$ 



Table 25: Component Availability Chart for XC4000E FPGAs

| Р          | PINS | 84             | 100            | 100            | 120           | 144            | 156           | 160            | 191           | 208               | 208            | 223           | 225           | 240               | 240            | 299           | 304              |
|------------|------|----------------|----------------|----------------|---------------|----------------|---------------|----------------|---------------|-------------------|----------------|---------------|---------------|-------------------|----------------|---------------|------------------|
| TYPE       |      | Plast.<br>PLCC | Plast.<br>PQFP | Plast.<br>VQFP | Ceram.<br>PGA | Plast.<br>TQFP | Ceram.<br>PGA | Plast.<br>PQFP | Ceram.<br>PGA | High-Perf.<br>QFP | Plast.<br>PQFP | Ceram.<br>PGA | Plast.<br>BGA | High-Perf.<br>QFP | Plast.<br>PQFP | Ceram.<br>PGA | High-Perf.<br>QF |
| CODE       |      | PC84           | PQ100          | VQ100          | PG120         | TQ144          | PG156         | PQ160          | PG191         | HQ208             | PQ208          | PG223         | BG225         | HQ240             | PQ240          | PG299         | HQ304 High-Perf. |
|            | -4   | CI             | CI             | CI             | CI            |                |               |                |               |                   |                |               |               |                   |                |               |                  |
| XC4003E    | -3   | СІ             | СІ             | СІ             | СІ            |                |               |                |               |                   |                |               |               |                   |                |               |                  |
| AC4003E    | -2   | СІ             | СІ             | СІ             | CI            |                |               |                |               |                   |                |               |               |                   |                |               |                  |
|            | -1   | С              | С              | С              | С             |                |               |                |               |                   |                |               |               |                   |                |               |                  |
|            | -4   | СІ             | CI             |                |               | СІ             | СІ            | CI             |               |                   | CI             |               |               |                   |                |               |                  |
| XC4005E    | -3   | СІ             | СІ             |                |               | СІ             | СІ            | СІ             |               |                   | СІ             |               |               |                   |                |               |                  |
| AC4005E    | -2   | СІ             | СІ             |                |               | CI             | СІ            | СІ             |               |                   | СІ             |               |               |                   |                |               |                  |
|            | -1   | С              | С              |                |               | С              | С             | С              |               |                   | С              |               |               |                   |                |               |                  |
|            | -4   | СІ             |                |                |               | CI             | CI            | СІ             |               |                   | CI             |               |               |                   |                |               |                  |
| XC4006E    | -3   | СІ             |                |                |               | CI             | CI            | СІ             |               |                   | CI             |               |               |                   |                |               |                  |
| AC4000E    | -2   | CI             |                |                |               | CI             | CI            | CI             |               |                   | CI             |               |               |                   |                |               |                  |
|            | -1   | С              |                |                |               | С              | С             | С              |               |                   | С              |               |               |                   |                |               |                  |
|            | -4   | CI             |                |                |               |                |               | CI             | CI            |                   | CI             |               |               |                   |                |               |                  |
| XC4008E    | -3   | CI             |                |                |               |                |               | СІ             | CI            |                   | CI             |               |               |                   |                |               |                  |
| AC4000L    | -2   | CI             |                |                |               |                |               | CI             | CI            |                   | CI             |               |               |                   |                |               |                  |
|            | -1   | С              |                |                |               |                |               | С              | С             |                   | С              |               |               |                   |                |               |                  |
|            | -4   | CI             |                |                |               |                |               | CI             | CI            | CI                | CI             |               | CI            |                   |                |               |                  |
| XC4010E    | -3   | CI             |                |                |               |                |               | CI             | CI            | CI                | CI             |               | CI            |                   |                |               |                  |
| AC4010L    | -2   | CI             |                |                |               |                |               | CI             | CI            | CI                | CI             |               | CI            |                   |                |               |                  |
|            | -1   | С              |                |                |               |                |               | С              | С             | С                 | С              |               | С             |                   |                |               |                  |
|            | -4   |                |                |                |               |                |               | CI             |               | CI                | CI             | CI            | CI            | CI                | CI             |               |                  |
| XC4013E    | -3   |                |                |                |               |                |               | CI             |               | CI                | CI             | CI            | CI            | CI                | CI             |               |                  |
| 7.0 10 10L | -2   |                |                |                |               |                |               | CI             |               | CI                | CI             | CI            | CI            | CI                | CI             |               |                  |
|            | -1   |                |                |                |               |                |               | С              |               | С                 | С              | С             | С             | С                 | С              |               |                  |
|            | -4   |                |                |                |               |                |               |                |               | CI                |                | CI            |               | CI                |                |               |                  |
| XC4020E    | -3   |                |                |                |               |                |               |                |               | CI                |                | CI            |               | CI                |                |               |                  |
| 7.0 10202  | -2   |                |                |                |               |                |               |                |               | CI                |                | CI            |               | CI                |                |               |                  |
|            | -1   |                |                |                |               |                |               |                |               | С                 |                | С             |               | С                 |                |               |                  |
| <u>.</u>   | -4   |                |                |                |               |                |               |                |               |                   |                | CI            |               | CI                |                | CI            | CI               |
| XC4025E    | -3   |                |                |                |               |                |               |                |               |                   |                | CI            |               | CI                |                | CI            | CI               |
| 1/29/99    | -2   |                |                |                |               |                |               |                |               |                   |                | С             |               | С                 |                | С             | С                |

C = Commercial  $T_J = 0^{\circ}$  to +85°C I= Industrial  $T_J = -40^{\circ}$ C to +100°C

Table 26: Component Availability Chart for XC4000EX FPGAs

| PINS     |    | 208               | 240               | 299           | 304               | 352           | 411           | 432           |
|----------|----|-------------------|-------------------|---------------|-------------------|---------------|---------------|---------------|
| TYPE     |    | High-Perf.<br>QFP | High-Perf.<br>QFP | Ceram.<br>PGA | High-Perf.<br>QFP | Plast.<br>BGA | Ceram.<br>PGA | Plast.<br>BGA |
| CODE     |    | HQ208             | HQ240             | PG299         | HQ304             | BG352         | PG411         | BG432         |
|          | -4 | CI                | CI                | CI            | CI                | CI            |               |               |
| XC4028EX | -3 | CI                | CI                | CI            | CI                | CI            |               |               |
|          | -2 | С                 | С                 | С             | С                 | С             |               |               |
|          | -4 |                   | CI                |               | CI                | CI            | CI            | CI            |
| XC4036EX | -3 |                   | CI                |               | CI                | CI            | CI            | CI            |
|          | -2 |                   | С                 |               | С                 | С             | С             | С             |

1/29/99

C = Commercial  $T_J = 0^{\circ}$  to +85°C I= Industrial  $T_J = -40^{\circ}$ C to +100°C



# **User I/O Per Package**

Table 27, Table 28, and Table 29 show the number of user I/Os available in each package for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

Table 27: User I/O Chart for XC4000XL FPGAs

|            |     |      | Maximum User Accessible I/O by Package Type |       |       |       |       |       |       |       |       |       |       |       |       |      |       |      |       |       |      |      |       |
|------------|-----|------|---|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------|-------|------|-------|-------|------|------|-------|
| <b>.</b> . | Max | PC84 | PQ100                                       | VQ100 | TQ144 | HT144 | HQ160 | PQ160 | TQ176 | HT176 | HQ208 | PQ208 | HQ240 | PQ240 | BG256 | G299 | HQ304 | G352 | PG411 | BG432 | G475 | G259 | BG560 |
| Device     | I/O | П    | ď   | >     | Ĕ     | I     | Ĭ     | ď     | Ĕ     | I     | Ĭ     | ď     | Ĭ     | ď     | ă     | ď    | Ĭ     | ă    | ď     | ă     | ď    | ď    | ă     |
| XC4002XL   | 64  | 61   | 64  | 64    |       |       |       |       |       |       |       |       |       |       |       |      |       |      |       |       |      |      |       |
| XC4005XL   | 112 | 61   | 77  | 77    | 112   |       |       | 112   |       |       |       | 112   |       |       |       |      |       |      |       |       |      |      |       |
| XC4010XL   | 160 | 61   | 77  |       | 113   |       |       | 129   | 145   |       |       | 160   |       |       | 160   |      |       |      |       |       |      |      |       |
| XC4013XL   | 192 |      |   |       |       | 113   |       | 129   |       | 145   |       | 160   |       | 192   | 192   |      |       |      |       |       |      |      |       |
| XC4020XL   | 224 |      |   |       |       | 113   |       | 129   |       | 145   |       | 160   |       | 192   | 205   |      |       |      |       |       |      |      |       |
| XC4028XL   | 256 |      |   |       |       |       | 129   |       |       |       | 160   |       | 193   |       | 205   | 256  | 256   | 256  |       |       |      |      |       |
| XC4036XL   | 288 |      |   |       |       |       | 129   |       |       |       | 160   |       | 193   |       |       |      | 256   | 288  | 288   | 288   |      |      |       |
| XC4044XL   | 320 |      |   |       |       |       | 129   |       |       |       | 160   |       | 193   |       |       |      | 256   | 289  | 320   | 320   |      |      |       |
| XC4052XL   | 352 |      |   |       |       |       |       |       |       |       |       |       | 193   |       |       |      | 256   |      | 352   | 352   |      |      | 352   |
| XC4062XL   | 384 |      |   |       |       |       |       |       |       |       |       |       | 193   |       |       |      | 256   |      |       | 352   | 384  |      | 384   |
| XC4085XL   | 448 |      |   |       |       |       |       |       |       |       |       |       |       |       |       |      |       |      |       | 352   |      | 448  | 448   |

1/29/99

Table 28: User I/O Chart for XC4000E FPGAs

|         |            |      | Maximum User Accessible I/O by Package Type |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
|---------|------------|------|---|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Device  | Max<br>I/O | PC84 | PQ100                                       | /Q100 | PG120 | TQ144 | PG156 | PQ160 | PG191 | HQ208 | PQ208 | PG223 | BG225 | HQ240 | PQ240 | PG299 | HQ304 |
| XC4003E | 80         | 61   | 77  | 77    | 80    |       |       |       | _     |       |       | _     |       |       |       |       | _     |
| XC4005E | 112        | 61   | 77  |       |       | 112   | 112   | 112   |       |       | 112   |       |       |       |       |       |       |
| XC4006E | 128        | 61   |   |       |       | 113   | 125   | 128   |       |       | 128   |       |       |       |       |       |       |
| XC4008E | 144        | 61   |   |       |       |       |       | 129   | 144   |       | 144   |       |       |       |       |       |       |
| XC4010E | 160        | 61   |   |       |       |       |       | 129   | 160   | 160   | 160   |       | 160   |       |       |       |       |
| XC4013E | 192        |      |   |       |       |       |       | 129   |       | 160   | 160   | 192   | 192   | 192   | 192   |       |       |
| XC4020E | 224        |      |   |       |       |       |       |       |       | 160   |       | 192   |       | 193   |       |       |       |
| XC4025E | 256        |      |   |       |       |       |       |       |       |       |       | 192   |       | 193   |       | 256   | 256   |

1/29/99

Table 29: User I/O Chart for XC4000EX FPGAs

|          | Max | Maximum User Accessible I/O by Package Type |       |       |       |       |       |       |  |  |  |  |  |
|----------|-----|---|-------|-------|-------|-------|-------|-------|--|--|--|--|--|
| Device   | I/O | HQ208                                       | HQ240 | PG299 | HQ304 | BG352 | PG411 | BG432 |  |  |  |  |  |
| XC4028EX | 256 | 160   | 193   | 256   | 256   | 256   |       |       |  |  |  |  |  |
| XC4036EX | 288 |   | 193   |       | 256   | 288   | 288   | 288   |  |  |  |  |  |

1/29/99