



Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 576  |
| Number of Logic Elements/Cells | 1368   |
| Total RAM Bits                 | 18432  |
| Number of I/O                  | 145  |
| Number of Gates                | 13000  |
| Voltage - Supply               | 3V ~ 3.6V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 176-LQFP Exposed Pad   |
| Supplier Device Package        | 176-TQFP (24x24)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc4013xl-3ht176c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1: XC4000E and XC4000X Series Field Programmable Gate Arrays

|             |       | Max Logic | Max. RAM   | Typical          |         |       | Number     |          |
|-------------|-------|-----------|------------|------------------|---------|-------|------------|----------|
|             | Logic | Gates     | Bits       | Gate Range       | CLB     | Total | of         | Max.     |
| Device      | Cells | (No RAM)  | (No Logic) | (Logic and RAM)* | Matrix  | CLBs  | Flip-Flops | User I/O |
| XC4002XL    | 152   | 1,600     | 2,048      | 1,000 - 3,000    | 8 x 8   | 64    | 256        | 64       |
| XC4003E     | 238   | 3,000     | 3,200      | 2,000 - 5,000    | 10 x 10 | 100   | 360        | 80       |
| XC4005E/XL  | 466   | 5,000     | 6,272      | 3,000 - 9,000    | 14 x 14 | 196   | 616        | 112      |
| XC4006E     | 608   | 6,000     | 8,192      | 4,000 - 12,000   | 16 x 16 | 256   | 768        | 128      |
| XC4008E     | 770   | 8,000     | 10,368     | 6,000 - 15,000   | 18 x 18 | 324   | 936        | 144      |
| XC4010E/XL  | 950   | 10,000    | 12,800     | 7,000 - 20,000   | 20 x 20 | 400   | 1,120      | 160      |
| XC4013E/XL  | 1368  | 13,000    | 18,432     | 10,000 - 30,000  | 24 x 24 | 576   | 1,536      | 192      |
| XC4020E/XL  | 1862  | 20,000    | 25,088     | 13,000 - 40,000  | 28 x 28 | 784   | 2,016      | 224      |
| XC4025E     | 2432  | 25,000    | 32,768     | 15,000 - 45,000  | 32 x 32 | 1,024 | 2,560      | 256      |
| XC4028EX/XL | 2432  | 28,000    | 32,768     | 18,000 - 50,000  | 32 x 32 | 1,024 | 2,560      | 256      |
| XC4036EX/XL | 3078  | 36,000    | 41,472     | 22,000 - 65,000  | 36 x 36 | 1,296 | 3,168      | 288      |
| XC4044XL    | 3800  | 44,000    | 51,200     | 27,000 - 80,000  | 40 x 40 | 1,600 | 3,840      | 320      |
| XC4052XL    | 4598  | 52,000    | 61,952     | 33,000 - 100,000 | 44 x 44 | 1,936 | 4,576      | 352      |
| XC4062XL    | 5472  | 62,000    | 73,728     | 40,000 - 130,000 | 48 x 48 | 2,304 | 5,376      | 384      |
| XC4085XL    | 7448  | 85,000    | 100,352    | 55,000 - 180,000 | 56 x 56 | 3,136 | 7,168      | 448      |

<sup>\*</sup> Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

**Note:** All functionality in low-voltage families is the same as in the corresponding 5-Volt family, except where numerical references are made to timing or power.

## Description

XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal memory cells. The FPGA can either actively read its configuration data from an external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA from an external device (slave and peripheral modes).

XC4000 Series FPGAs are supported by powerful and sophisticated software, covering every aspect of design from schematic or behavioral entry, floor planning, simulation, automatic block placement and routing of interconnects, to the creation, downloading, and readback of the configuration bit stream.

Because Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 5,000 systems per month.

#### Taking Advantage of Re-configuration

FPGA devices can be re-configured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be re-configured dynamically to perform different functions at different times.

Re-configurable logic can be used to implement system self-diagnostics, create systems capable of being re-configured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using re-configurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.



## **Detailed Functional Description**

XC4000 Series devices achieve high speed through advanced semiconductor technology and improved architecture. The XC4000E and XC4000X support system clock rates of up to 80 MHz and internal performance in excess of 150 MHz. Compared to older Xilinx FPGA families, XC4000 Series devices are more powerful. They offer on-chip edge-triggered and dual-port RAM, clock enables on I/O flip-flops, and wide-input decoders. They are more versatile in many applications, especially those involving RAM. Design cycles are faster due to a combination of increased routing resources and more sophisticated software.

## **Basic Building Blocks**

Xilinx user-programmable gate arrays include two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.

Three other types of circuits are also available:

- 3-State buffers (TBUFs) driving horizontal longlines are associated with each CLB.
- Wide edge decoders are available around the periphery of each device.
- An on-chip oscillator is provided.

Programmable interconnect resources provide routing paths to connect the inputs and outputs of these configurable elements to the appropriate networks.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA. Each of these available circuits is described in this section.

## **Configurable Logic Blocks (CLBs)**

Configurable Logic Blocks implement most of the logic in an FPGA. The principal CLB elements are shown in Figure 1. Two 4-input function generators (F and G) offer unrestricted versatility. Most combinatorial logic functions need four or fewer inputs. However, a third function generator (H) is provided. The H function generator has three inputs. Either zero, one, or two of these inputs can be the outputs of F and G; the other input(s) are from outside the CLB. The CLB can, therefore, implement certain functions of up to nine variables, like parity check or expandable-identity comparison of two sets of four inputs.

Each CLB contains two storage elements that can be used to store the function generator outputs. However, the storage elements and function generators can also be used independently. These storage elements can be configured as flip-flops in both XC4000E and XC4000X devices; in the XC4000X they can optionally be configured as latches. DIN can be used as a direct input to either of the two storage elements. H1 can drive the other through the H function generator. Function generator outputs can also drive two outputs independent of the storage element outputs. This versatility increases logic capacity and simplifies routing.

Thirteen CLB inputs and four CLB outputs provide access to the function generators and storage elements. These inputs and outputs connect to the programmable interconnect resources outside the block.

#### **Function Generators**

Four independent inputs are provided to each of two function generators (F1 - F4 and G1 - G4). These function generators, with outputs labeled F' and G', are each capable of implementing any arbitrarily defined Boolean function of four inputs. The function generators are implemented as memory look-up tables. The propagation delay is therefore independent of the function implemented.

A third function generator, labeled H', can implement any Boolean function of its three inputs. Two of these inputs can optionally be the F' and G' functional generator outputs. Alternatively, one or both of these inputs can come from outside the CLB (H2, H0). The third input must come from outside the block (H1).

Signals from the function generators can exit the CLB on two outputs. F' or H' can be connected to the X output. G' or H' can be connected to the Y output.

A CLB can be used to implement any of the following functions:

- any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables<sup>1</sup>
- any single function of five variables
- any function of four variables together with some functions of six variables
- · some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

<sup>1.</sup> When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.





Figure 9: 16x2 (or 16x1) Level-Sensitive Single-Port RAM



Figure 10: 32x1 Level-Sensitive Single-Port RAM (F and G addresses are identical)



Figure 14: Detail of XC4000E Dedicated Carry Logic

## Input/Output Blocks (IOBs)

User-configurable input/output blocks (IOBs) provide the interface between external package pins and the internal logic. Each IOB controls one package pin and can be configured for input, output, or bidirectional signals.

Figure 15 shows a simplified block diagram of the XC4000E IOB. A more complete diagram which includes the boundary scan logic of the XC4000E IOB can be found in Figure 40 on page 43, in the "Boundary Scan" section.

The XC4000X IOB contains some special features not included in the XC4000E IOB. These features are highlighted in a simplified block diagram found in Figure 16, and discussed throughout this section. When XC4000X special features are discussed, they are clearly identified in the text. Any feature not so identified is present in both XC4000E and XC4000X devices.

#### IOB Input Signals

Two paths, labeled I1 and I2 in Figure 15 and Figure 16, bring input signals into the array. Inputs also connect to an input register that can be programmed as either an edge-triggered flip-flop or a level-sensitive latch.

The choice is made by placing the appropriate library symbol. For example, IFD is the basic input flip-flop (rising edge triggered), and ILD is the basic input latch (transparent-High). Variations with inverted clocks are available, and some combinations of latches and flip-flops can be implemented in a single IOB, as described in the *XACT Libraries Guide*.

The XC4000E inputs can be globally configured for either TTL (1.2V) or 5.0 volt CMOS thresholds, using an option in the bitstream generation software. There is a slight input hysteresis of about 300mV. The XC4000E output levels are also configurable; the two global adjustments of input threshold and output level are independent.

Inputs on the XC4000XL are TTL compatible and 3.3V CMOS compatible. Outputs on the XC4000XL are pulled to the 3.3V positive supply.

The inputs of XC4000 Series 5-Volt devices can be driven by the outputs of any 3.3-Volt device, if the 5-Volt inputs are in TTL mode.

Supported sources for XC4000 Series device inputs are shown in Table 8.





Figure 15: Simplified Block Diagram of XC4000E IOB



Figure 16: Simplified Block Diagram of XC4000X IOB (shaded areas indicate differences from XC4000E)

Table 8: Supported Sources for XC4000 Series Device Inputs

|   |             | 00E/EX<br>Inputs | XC4000XL<br>Series Inputs |
|---|-------------|------------------|---------------------------|
| Source  | 5 V,<br>TTL | 5 V,<br>CMOS     | 3.3 V<br>CMOS             |
| Any device, Vcc = 3.3 V,<br>CMOS outputs                                | V           | Unreli           | √                         |
| XC4000 Series, Vcc = 5 V, TTL outputs                                   | V           | -able<br>Data    | √                         |
| Any device, $Vcc = 5 \text{ V}$ , TTL outputs $(Voh \le 3.7 \text{ V})$ | √           | Data             | √                         |
| Any device, Vcc = 5 V,<br>CMOS outputs                                  | V           | √                | √                         |

#### XC4000XL 5-Volt Tolerant I/Os

The I/Os on the XC4000XL are fully 5-volt tolerant even though the  $V_{\rm CC}$  is 3.3 volts. This allows 5 V signals to directly connect to the XC4000XL inputs without damage, as shown in Table 8. In addition, the 3.3 volt  $V_{\rm CC}$  can be applied before or after 5 volt signals are applied to the I/Os. This makes the XC4000XL immune to power supply sequencing problems.

#### **Registered Inputs**

The I1 and I2 signals that exit the block can each carry either the direct or registered input signal.

The input and output storage elements in each IOB have a common clock enable input, which, through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC pin on the XC4000 Series CLB. It cannot be inverted within the IOB.

The storage element behavior is shown in Table 9.

Table 9: Input Register Functionality (active rising edge is shown)

| Mode            | Clock | Clock<br>Enable | D | Q  |
|-----------------|-------|-----------------|---|----|
| Power-Up or GSR | X     | X               | Х | SR |
| Flip-Flop       |       | 1*              | D | D  |
|                 | 0     | Х               | Х | Q  |
| Latch           | 1     | 1*              | Х | Q  |
|                 | 0     | 1*              | D | D  |
| Both            | Χ     | 0               | Х | Q  |

Legend:

X Don't care
Rising edge

SR Set or Reset value. Reset is default.

0\* Input is Low or unconnected (default value)
1\* Input is High or unconnected (default value)

#### **Optional Delay Guarantees Zero Hold Time**

The data input to the register can optionally be delayed by several nanoseconds. With the delay enabled, the setup time of the input flip-flop is increased so that normal clock routing does not result in a positive hold-time requirement. A positive hold time requirement can lead to unreliable, temperature- or processing-dependent operation.

The input flip-flop setup time is defined between the data measured at the device I/O pin and the clock input at the IOB (not at the clock pin). Any routing delay from the device clock pin to the clock input of the IOB must, therefore, be subtracted from this setup time to arrive at the real setup time requirement relative to the device pins. A short specified setup time might, therefore, result in a negative setup time at the device pins, i.e., a positive hold-time requirement.

When a delay is inserted on the data line, more clock delay can be tolerated without causing a positive hold-time requirement. Sufficient delay eliminates the possibility of a data hold-time requirement at the external pin. The maximum delay is therefore inserted as the default.

The XC4000E IOB has a one-tap delay element: either the delay is inserted (default), or it is not. The delay guarantees a zero hold time with respect to clocks routed through any of the XC4000E global clock buffers. (See "Global Nets and Buffers (XC4000E only)" on page 35 for a description of the global clock buffers in the XC4000E.) For a shorter input register setup time, with non-zero hold, attach a NODELAY attribute or property to the flip-flop.

The XC4000X IOB has a two-tap delay element, with choices of a full delay, a partial delay, or no delay. The attributes or properties used to select the desired delay are shown in Table 10. The choices are no added attribute, MEDDELAY, and NODELAY. The default setting, with no added attribute, ensures no hold time with respect to any of the XC4000X clock buffers, including the Global Low-Skew buffers. MEDDELAY ensures no hold time with respect to the Global Early buffers. Inputs with NODELAY may have a positive hold time with respect to all clock buffers. For a description of each of these buffers, see "Global Nets and Buffers (XC4000X only)" on page 37.

Table 10: XC4000X IOB Input Delay Element

| Value            | When to Use                            |
|------------------|--|
| full delay       | Zero Hold with respect to Global       |
| (default, no     | Low-Skew Buffer, Global Early Buffer   |
| attribute added) |  |
| MEDDELAY         | Zero Hold with respect to Global Early |
|                  | Buffer                                 |
| NODELAY          | Short Setup, positive Hold time        |



Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)

Supported destinations for XC4000 Series device outputs are shown in Table 12.

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See Figure 18.)

Table 12: Supported Destinations for XC4000 Series Outputs

|                                  | XC4000 Series<br>Outputs |             |                   |
|----------------------------------|--------------------------|-------------|-------------------|
| Destination                      | 3.3 V,<br>CMOS           | 5 V,<br>TTL | 5 V,<br>CMOS      |
| Any typical device, Vcc = 3.3 V, |                          |             | some <sup>1</sup> |
| CMOS-threshold inputs            |                          |             |                   |
| Any device, Vcc = 5 V,           | V V                      |             | √                 |
| TTL-threshold inputs             |                          |             |                   |
| Any device, Vcc = 5 V,           | Unre                     | liable      | √                 |
| CMOS-threshold inputs            | Data                     |             |                   |

1. Only if destination device has 5-V tolerant inputs



Figure 18: Open-Drain Output

#### **Output Slew Rate**

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal

Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.

XC4000 Series devices have a feature called "Soft Start-up," designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

#### **Global Three-State**

A separate Global 3-State line (not shown in Figure 15 or Figure 16) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See Figure 2 on page 11 for details.

Alternatively, GTS can be driven from any internal node.





Figure 22: 3-State Buffers Implement a Multiplexer

## Wide Edge Decoders

Dedicated decoder circuitry boosts the performance of wide decoding functions. When the address or data field is wider than the function generator inputs, FPGAs need multi-level decoding and are thus slower than PALs. XC4000 Series CLBs have nine inputs. Any decoder of up to nine inputs is, therefore, compact and fast. However, there is also a need for much wider decoders, especially for address decoding in large microprocessor systems.

An XC4000 Series FPGA has four programmable decoders located on each edge of the device. The inputs to each decoder are any of the IOB I1 signals on that edge plus one local interconnect per CLB row or column. Each row or column of CLBs provides up to three variables or their compliments., as shown in Figure 23. Each decoder generates a High output (resistor pull-up) when the AND condition of the selected inputs, or their complements, is true. This is analogous to a product term in typical PAL devices.

Each of these wired-AND gates is capable of accepting up to 42 inputs on the XC4005E and 72 on the XC4013E. There are up to 96 inputs for each decoder on the XC4028X and 132 on the XC4052X. The decoders may also be split in two when a larger number of narrower decoders are required, for a maximum of 32 decoders per device.

The decoder outputs can drive CLB inputs, so they can be combined with other logic to form a PAL-like AND/OR structure. The decoder outputs can also be routed directly to the chip outputs. For fastest speed, the output should be on the same chip edge as the decoder. Very large PALs can be emulated by ORing the decoder outputs in a CLB. This decoding feature covers what has long been considered a weakness of older FPGAs. Users often resorted to external PALs for simple but fast decoding functions. Now, the dedicated decoders in the XC4000 Series device can implement these functions fast and efficiently.

To use the wide edge decoders, place one or more of the WAND library symbols (WAND1, WAND4, WAND8, WAND16). Attach a DECODE attribute or property to each WAND symbol. Tie the outputs together and attach a PUL-

LUP symbol. Location attributes or properties such as L (left edge) or TR (right half of top edge) should also be used to ensure the correct placement of the decoder inputs.



Figure 23: XC4000 Series Edge Decoding Example



Figure 24: XC4000 Series Oscillator Symbol

#### **On-Chip Oscillator**

XC4000 Series devices include an internal oscillator. This oscillator is used to clock the power-on time-out, for configuration memory clearing, and as the source of CCLK in Master configuration modes. The oscillator runs at a nominal 8 MHz frequency that varies with process, Vcc, and temperature. The output frequency falls between 4 and 10 MHz.





Figure 25: High-Level Routing Diagram of XC4000 Series CLB (shaded arrows indicate XC4000X only)

Table 14: Routing per CLB in XC4000 Series Devices

|             | XC4      | 1000E      | XC4000X  |            |  |
|-------------|----------|------------|----------|------------|--|
|             | Vertical | Horizontal | Vertical | Horizontal |  |
| Singles     | 8        | 8          | 8        | 8          |  |
| Doubles     | 4        | 4          | 4        | 4          |  |
| Quads       | 0        | 0          | 12       | 12         |  |
| Longlines   | 6        | 6          | 10       | 6          |  |
| Direct      | 0        | 0          | 2        | 2          |  |
| Connects    |          |            |          |            |  |
| Globals     | 4        | 0          | 8        | 0          |  |
| Carry Logic | 2        | 0          | 1        | 0          |  |
| Total       | 24       | 18         | 45       | 32         |  |

## **Programmable Switch Matrices**

The horizontal and vertical single- and double-length lines intersect at a box called a programmable switch matrix (PSM). Each switch matrix consists of programmable pass transistors used to establish connections between the lines (see Figure 26).

For example, a single-length signal entering on the right side of the switch matrix can be routed to a single-length line on the top, left, or bottom sides, or any combination thereof, if multiple branches are required. Similarly, a double-length signal can be routed to a double-length line on any or all of the other three edges of the programmable switch matrix.



Figure 26: Programmable Switch Matrix (PSM)

#### Single-Length Lines

Single-length lines provide the greatest interconnect flexibility and offer fast routing between adjacent blocks. There are eight vertical and eight horizontal single-length lines associated with each CLB. These lines connect the switching matrices that are located in every row and a column of CLBs.

Single-length lines are connected by way of the programmable switch matrices, as shown in Figure 28. Routing connectivity is shown in Figure 27.

Single-length lines incur a delay whenever they go through a switching matrix. Therefore, they are not suitable for routing signals for long distances. They are normally used to conduct signals within a localized area and to provide the branching for nets with fanout greater than one.





Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

#### **Double-Length Lines**

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see Figure 28).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in Figure 27.

#### Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in Figure 27 on page 30). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See Figure 29.)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in Figure 26, with the addition of a programmable buffer. There can be up to two independent inputs



Figure 29: Quad Lines (XC4000X only)

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

#### Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See "Three-State Buffers" on page 26 for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This





Figure 31: High-Level Routing Diagram of XC4000 Series VersaRing (Left Edge) WED = Wide Edge Decoder, IOB = I/O Block (shaded arrows indicate XC4000X only)



Figure 32: XC4000X Octal I/O Routing





Figure 33: Detail of Programmable Interconnect Associated with XC4000 Series IOB (Left Edge)





Figure 34: XC4000E Global Net Distribution



Figure 35: XC4000X Global Net Distribution

6-36 May 14, 1999 (Version 1.6)

# Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the PROGRAM pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the NIT input.

#### Initialization

During initialization and configuration, user pins HDC,  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE provide status outputs for the system interface. The outputs  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain  $\overline{INIT}$  pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250  $\mu s$  (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive  $\overline{INIT}$ . Two internal clocks after the  $\overline{INIT}$  pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain, DOUT is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain  $\overline{\text{INIT}}$  pin Low. After all configuration frames have been loaded into an FPGA, DOUT again follows the input data so that the remaining data is passed on to the next device.

## **Delaying Configuration After Power-Up**

There are two methods of delaying configuration after power-up: put a logic Low on the PROGRAM input, or pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 46 on page 50.)

A Low on the PROGRAM input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as \$\overline{PRO}\$ GRAM is Low, the FPGA keeps clearing its configuration memory. When \$\overline{PROGRAM}\$ goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the \$\overline{INIT}\$ input is not externally held Low. Note that a Low on the \$\overline{PROGRAM}\$ input automatically forces a Low on the \$\overline{INIT}\$ output. The XC4000 Series \$\overline{PROGRAM}\$ pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold  $\overline{INIT}$  Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When  $\overline{INIT}$  is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250  $\mu s$  to make sure that any slaves in the optional daisy chain have seen that  $\overline{INIT}$  is High.

#### Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

Figure 47 describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the STARTUP library symbol.

#### **Start-up Timing**

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence. DONE goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility. DONE can be programmed to go High one CCLK period before or after the I/O become active. Independent of DONE, the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events — DONE going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.





Figure 47: Start-up Timing

Figure 49: Readback Schematic Example

## **Readback Options**

Readback options are: Read Capture, Read Abort, and Clock Select. They are set with the bitstream generation software.

#### Read Capture

When the Read Capture option is selected, the readback data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flip-flops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted.

When the Read Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations.

If the RAM capability of the CLBs is used, RAM data are available in readback, since they directly overwrite the F and G function-table configuration of the CLB.

RDBK.TRIG is located in the lower-left corner of the device, as shown in Figure 50.

#### Read Abort

When the Read Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the readback operation and prepares the logic to accept another trigger.

After an aborted readback, additional clocks (up to one readback clock per configuration frame) may be required to re-initialize the control logic. The status of readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

#### Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If readback must be inhibited for security reasons, the readback control nets are simply not connected.

RDBK.CLK is located in the lower right chip corner, as shown in Figure 50.



Figure 50: READBACK Symbol in Graphical Editor

## Violating the Maximum High and Low Time Specification for the Readback Clock

The readback clock has a maximum High and Low time specification. In some cases, this specification cannot be met. For example, if a processor is controlling readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in Table 19, Table 20 and Table 21.

#### Readback with the XChecker Cable

The XChecker Universal Download/Readback Cable and Logic Probe uses the readback feature for bitstream verification. It can also display selected internal signals on the PC or workstation screen, functioning as a low-cost in-circuit emulator.



**Table 23: Pin Functions During Configuration** 

| CONFIGURATION MODE <m2:m1:m0></m2:m1:m0> |                             |                                 |                            |                                    |                                  |                   |
|--|-----------------------------|---------------------------------|----------------------------|------------------------------------|----------------------------------|-------------------|
| SLAVE<br>SERIAL<br><1:1:1>               | MASTER<br>SERIAL<br><0:0:0> | SYNCH.<br>PERIPHERAL<br><0:1:1> | ASYNCH. PERIPHERAL <1:0:1> | MASTER<br>PARALLEL DOWN<br><1:1:0> | MASTER<br>PARALLEL UP<br><1:0:0> | USER<br>OPERATION |
| M2(HIGH) (I)                             | M2(LOW) (I)                 | M2(LOW) (I)                     | M2(HIGH) (I)               | M2(HIGH) (I)                       | M2(HIGH) (I)                     | (I)               |
| M1(HIGH) (I)                             | M1(LOW) (I)                 | M1(HIGH) (I)                    | M1(LOW) (I)                | M1(HIGH) (I)                       | M1(LOW) (I)                      | (O)               |
| M0(HIGH) (I)                             | M0(LOW) (I)                 | M0(HIGH) (I)                    | M0(HIGH) (I)               | M0(LOW) (I)                        | M0(LOW) (I)                      | (I)               |
| HDC (HIGH)                               | HDC (HIGH)                  | HDC (HIGH)                      | HDC (HIGH)                 | HDC (HIGH)                         | HDC (HIGH)                       | I/O               |
| LDC (LOW)                                | LDC (LOW)                   | LDC (LOW)                       | LDC (LOW)                  | LDC (LOW)                          | LDC (LOW)                        | I/O               |
| ĪNIT                                     | ĪNIT                        | ĪNĪT                            | ĪNIT                       | ĪNIT                               | ĪNIT                             | I/O               |
| DONE                                     | DONE                        | DONE                            | DONE                       | DONE                               | DONE                             | DONE              |
| PROGRAM (I)                              | PROGRAM (I)                 | PROGRAM (I)                     | PROGRAM (I)                | PROGRAM (I)                        | PROGRAM (I)                      | PROGRAM           |
| CCLK (I)                                 | CCLK (O)                    | CCLK (I)                        | CCLK (O)                   | CCLK (O)                           | CCLK (O)                         | CCLK (I)          |
|  |                             | RDY/BUSY (O)                    | RDY/BUSY (O)               | RCLK (O)                           | RCLK (O)                         | I/O               |
|  |                             |                                 | RS (I)                     |                                    |                                  | I/O               |
|  |                             |                                 | CSO (I)                    |                                    |                                  | I/O               |
|  |                             | DATA 7 (I)                      | DATA 7 (I)                 | DATA 7 (I)                         | DATA 7 (I)                       | I/O               |
|  |                             | DATA 6 (I)                      | DATA 6 (I)                 | DATA 6 (I)                         | DATA 6 (I)                       | I/O               |
|  |                             | DATA 5 (I)                      | DATA 5 (I)                 | DATA 5 (I)                         | DATA 5 (I)                       | I/O               |
|  |                             | DATA 4 (I)                      | DATA 4 (I)                 | DATA 4 (I)                         | DATA 4 (I)                       | I/O               |
|  |                             | DATA 3 (I)                      | DATA 3 (I)                 | DATA 3 (I)                         | DATA 3 (I)                       | I/O               |
|  |                             | DATA 2 (I)                      | DATA 2 (I)                 | DATA 2 (I)                         | DATA 2 (I)                       | I/O               |
|  |                             | DATA 1 (I)                      | DATA 1 (I)                 | DATA 1 (I)                         | DATA 1 (I)                       | I/O               |
| DIN (I)                                  | DIN (I)                     | DATA 0 (I)                      | DATA 0 (I)                 | DATA 0 (I)                         | DATA 0 (I)                       | I/O               |
| DOUT                                     | DOUT                        | DOUT                            | DOUT                       | DOUT                               | DOUT                             | SGCK4-GCK6-I/O    |
| TDI                                      | TDI                         | TDI                             | TDI                        | TDI                                | TDI                              | TDI-I/O           |
| TCK                                      | TCK                         | TCK                             | TCK                        | TCK                                | TCK                              | TCK-I/O           |
| TMS                                      | TMS                         | TMS                             | TMS                        | TMS                                | TMS                              | TMS-I/O           |
| TDO                                      | TDO                         | TDO                             | TDO                        | TDO                                | TDO                              | TDO-(O)           |
|  |                             |                                 | WS (I)                     | A0                                 | A0                               | I/O               |
|  |                             |                                 |                            | A1                                 | A1                               | PGCK4-GCK7-I/O    |
|  |                             |                                 | CS1                        | A2                                 | A2                               | I/O               |
|  |                             |                                 |                            | A3                                 | A3                               | I/O               |
|  |                             |                                 |                            | A4                                 | A4                               | I/O               |
|  |                             |                                 |                            | A5                                 | A5                               | I/O               |
|  |                             |                                 |                            | A6                                 | A6                               | I/O               |
|  |                             |                                 |                            | A7                                 | A7                               | I/O               |
|  |                             |                                 |                            | A8                                 | A8                               | I/O               |
|  |                             |                                 |                            | A9                                 | A9                               | I/O               |
|  |                             |                                 |                            | A10                                | A10                              | I/O               |
|  |                             |                                 |                            | A11                                | A11                              | I/O               |
|  |                             |                                 |                            | A12                                | A12                              | I/O               |
|  |                             |                                 |                            | A13                                | A13                              | I/O               |
|  |                             |                                 |                            | A14                                | A14                              | I/O               |
|  |                             |                                 |                            | A15                                | A15                              | SGCK1-GCK8-I/O    |
|  |                             |                                 |                            | A16                                | A16                              | PGCK1-GCK1-I/O    |
|  |                             |                                 |                            | A17                                | A17                              | I/O               |
|  |                             |                                 |                            | A18*                               | A18*                             | I/O               |
|  |                             |                                 |                            | A19*                               | A19*                             | I/O               |
|  |                             |                                 |                            | A20*                               | A20*                             | I/O               |
|  |                             |                                 |                            | A21*                               | A21*                             | I/O               |
|  |                             |                                 |                            |                                    |                                  | ALL OTHERS        |

<sup>\*</sup> XC4000X only

Notes 1. A shaded table cell represents a 50 k $\Omega$  - 100 k $\Omega$  pull-up before and during configuration.

 <sup>(</sup>I) represents an input; (O) represents an output.
 INIT is an open-drain output during configuration.





|      | Description            |   | Symbol           | Min | Max | Units |
|------|------------------------|---|------------------|-----|-----|-------|
|      | Delay to Address valid | 1 | T <sub>RAC</sub> | 0   | 200 | ns    |
| RCLK | Data setup time        | 2 | T <sub>DRC</sub> | 60  |     | ns    |
|      | Data hold time         | 3 | T <sub>RCD</sub> | 0   |     | ns    |

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. The first Data byte is loaded and CCLK starts at the end of the first RCLK active cycle (rising edge).

This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than 500 ns. EPROM data output has no hold-time requirements.

Figure 55: Master Parallel Mode Programming Switching Characteristics



## Synchronous Peripheral Mode

Synchronous Peripheral mode can also be considered Slave Parallel mode. An external signal drives the CCLK input(s) of the FPGA(s). The first byte of parallel configuration data must be available at the Data inputs of the lead FPGA a short setup time before the rising CCLK edge. Subsequent data bytes are clocked in on every eighth consecutive rising CCLK edge.

The same CCLK edge that accepts data, also causes the RDY/BUSY output to go High for one CCLK period. The pin name is a misnomer. In Synchronous Peripheral mode it is really an ACKNOWLEDGE signal. Synchronous operation does not require this response, but it is a meaningful signal for test purposes. Note that RDY/BUSY is pulled High with a high-impedance pullup prior to  $\overline{\text{INIT}}$  going High.

The lead FPGA serializes the data and presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In order to complete the serial shift operation, 10 additional CCLK rising edges are required after the last data byte has been loaded, plus one more CCLK cycle for each daisy-chained device.

Synchronous Peripheral mode is selected by a <011> on the mode pins (M2, M1, M0).



Figure 56: Synchronous Peripheral Mode Circuit Diagram

6-64



## XC4000 Series Electrical Characteristics and Device-Specific Pinout Table

For the latest Electrical Characteristics and package/pinout information for each XC4000 Family, see the Xilinx web site at <a href="http://www.xilinx.com/xlnx/xweb/xil\_publications\_index.jsp">http://www.xilinx.com/xlnx/xweb/xil\_publications\_index.jsp</a>

## **Ordering Information**



X9020

### **Revision Control**

| Version       | Description   |
|---------------|---|
| 3/30/98 (1.5) | Updated XC4000XL timing and added XC4002XL  |
| 1/29/99 (1.5) | Updated pin diagrams  |
| 5/14/99 (1.6) | Replaced Electrical Specification and pinout pages for E, EX, and XL families with separate updates and |
|               | added URL link for electrical specifications/pinouts for Web users                                      |