



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 784 |
| Number of Logic Elements/Cells | 1862 |
| Total RAM Bits | 25088 |
| Number of I/O | 160 |
| Number of Gates | 20000 |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc4020xl-1pq208c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1: XC4000E and XC4000X Series Field Programmable Gate Arrays

| | | Max Logic | Max. RAM | Typical | | | Number | |
|-------------|-------|-----------|------------|------------------|---------|-------|------------|----------|
| | Logic | Gates | Bits | Gate Range | CLB | Total | of | Max. |
| Device | Cells | (No RAM) | (No Logic) | (Logic and RAM)* | Matrix | CLBs | Flip-Flops | User I/O |
| XC4002XL | 152 | 1,600 | 2,048 | 1,000 - 3,000 | 8 x 8 | 64 | 256 | 64 |
| XC4003E | 238 | 3,000 | 3,200 | 2,000 - 5,000 | 10 x 10 | 100 | 360 | 80 |
| XC4005E/XL | 466 | 5,000 | 6,272 | 3,000 - 9,000 | 14 x 14 | 196 | 616 | 112 |
| XC4006E | 608 | 6,000 | 8,192 | 4,000 - 12,000 | 16 x 16 | 256 | 768 | 128 |
| XC4008E | 770 | 8,000 | 10,368 | 6,000 - 15,000 | 18 x 18 | 324 | 936 | 144 |
| XC4010E/XL | 950 | 10,000 | 12,800 | 7,000 - 20,000 | 20 x 20 | 400 | 1,120 | 160 |
| XC4013E/XL | 1368 | 13,000 | 18,432 | 10,000 - 30,000 | 24 x 24 | 576 | 1,536 | 192 |
| XC4020E/XL | 1862 | 20,000 | 25,088 | 13,000 - 40,000 | 28 x 28 | 784 | 2,016 | 224 |
| XC4025E | 2432 | 25,000 | 32,768 | 15,000 - 45,000 | 32 x 32 | 1,024 | 2,560 | 256 |
| XC4028EX/XL | 2432 | 28,000 | 32,768 | 18,000 - 50,000 | 32 x 32 | 1,024 | 2,560 | 256 |
| XC4036EX/XL | 3078 | 36,000 | 41,472 | 22,000 - 65,000 | 36 x 36 | 1,296 | 3,168 | 288 |
| XC4044XL | 3800 | 44,000 | 51,200 | 27,000 - 80,000 | 40 x 40 | 1,600 | 3,840 | 320 |
| XC4052XL | 4598 | 52,000 | 61,952 | 33,000 - 100,000 | 44 x 44 | 1,936 | 4,576 | 352 |
| XC4062XL | 5472 | 62,000 | 73,728 | 40,000 - 130,000 | 48 x 48 | 2,304 | 5,376 | 384 |
| XC4085XL | 7448 | 85,000 | 100,352 | 55,000 - 180,000 | 56 x 56 | 3,136 | 7,168 | 448 |

^{*} Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

Note: All functionality in low-voltage families is the same as in the corresponding 5-Volt family, except where numerical references are made to timing or power.

Description

XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal memory cells. The FPGA can either actively read its configuration data from an external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA from an external device (slave and peripheral modes).

XC4000 Series FPGAs are supported by powerful and sophisticated software, covering every aspect of design from schematic or behavioral entry, floor planning, simulation, automatic block placement and routing of interconnects, to the creation, downloading, and readback of the configuration bit stream.

Because Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 5,000 systems per month.

Taking Advantage of Re-configuration

FPGA devices can be re-configured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be re-configured dynamically to perform different functions at different times.

Re-configurable logic can be used to implement system self-diagnostics, create systems capable of being re-configured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using re-configurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.



Detailed Functional Description

XC4000 Series devices achieve high speed through advanced semiconductor technology and improved architecture. The XC4000E and XC4000X support system clock rates of up to 80 MHz and internal performance in excess of 150 MHz. Compared to older Xilinx FPGA families, XC4000 Series devices are more powerful. They offer on-chip edge-triggered and dual-port RAM, clock enables on I/O flip-flops, and wide-input decoders. They are more versatile in many applications, especially those involving RAM. Design cycles are faster due to a combination of increased routing resources and more sophisticated software.

Basic Building Blocks

Xilinx user-programmable gate arrays include two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.

Three other types of circuits are also available:

- 3-State buffers (TBUFs) driving horizontal longlines are associated with each CLB.
- Wide edge decoders are available around the periphery of each device.
- An on-chip oscillator is provided.

Programmable interconnect resources provide routing paths to connect the inputs and outputs of these configurable elements to the appropriate networks.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA. Each of these available circuits is described in this section.

Configurable Logic Blocks (CLBs)

Configurable Logic Blocks implement most of the logic in an FPGA. The principal CLB elements are shown in Figure 1. Two 4-input function generators (F and G) offer unrestricted versatility. Most combinatorial logic functions need four or fewer inputs. However, a third function generator (H) is provided. The H function generator has three inputs. Either zero, one, or two of these inputs can be the outputs of F and G; the other input(s) are from outside the CLB. The CLB can, therefore, implement certain functions of up to nine variables, like parity check or expandable-identity comparison of two sets of four inputs.

Each CLB contains two storage elements that can be used to store the function generator outputs. However, the storage elements and function generators can also be used independently. These storage elements can be configured as flip-flops in both XC4000E and XC4000X devices; in the XC4000X they can optionally be configured as latches. DIN can be used as a direct input to either of the two storage elements. H1 can drive the other through the H function generator. Function generator outputs can also drive two outputs independent of the storage element outputs. This versatility increases logic capacity and simplifies routing.

Thirteen CLB inputs and four CLB outputs provide access to the function generators and storage elements. These inputs and outputs connect to the programmable interconnect resources outside the block.

Function Generators

Four independent inputs are provided to each of two function generators (F1 - F4 and G1 - G4). These function generators, with outputs labeled F' and G', are each capable of implementing any arbitrarily defined Boolean function of four inputs. The function generators are implemented as memory look-up tables. The propagation delay is therefore independent of the function implemented.

A third function generator, labeled H', can implement any Boolean function of its three inputs. Two of these inputs can optionally be the F' and G' functional generator outputs. Alternatively, one or both of these inputs can come from outside the CLB (H2, H0). The third input must come from outside the block (H1).

Signals from the function generators can exit the CLB on two outputs. F' or H' can be connected to the X output. G' or H' can be connected to the Y output.

A CLB can be used to implement any of the following functions:

- any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables¹
- any single function of five variables
- any function of four variables together with some functions of six variables
- · some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

^{1.} When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.



tions of the CLB, with the exception of the redefinition of the control signals. In 16x2 and 16x1 modes, the H' function generator can be used to implement Boolean functions of F', G', and D1, and the D flip-flops can latch the F', G', H', or D0 signals.

Single-Port Edge-Triggered Mode

Edge-triggered (synchronous) RAM simplifies timing requirements. XC4000 Series edge-triggered RAM timing operates like writing to a data register. Data and address are presented. The register is enabled for writing by a logic High on the write enable input, WE. Then a rising or falling clock edge loads the data into the register, as shown in Figure 3.



Figure 3: Edge-Triggered RAM Write Timing

Complex timing relationships between address, data, and write enable signals are not required, and the external write enable pulse becomes a simple clock enable. The active edge of WCLK latches the address, input data, and WE sig-

nals. An internal write pulse is generated that performs the write. See Figure 4 and Figure 5 for block diagrams of a CLB configured as 16x2 and 32x1 edge-triggered, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port, edge-triggered mode are shown in Table 5.

The Write Clock input (WCLK) can be configured as active on either the rising edge (default) or the falling edge. It uses the same CLB pin (K) used to clock the CLB flip-flops, but it can be independently inverted. Consequently, the RAM output can optionally be registered within the same CLB either by the same clock edge as the RAM, or by the opposite edge of this clock. The sense of WCLK applies to both function generators in the CLB when both are configured as RAM.

The WE pin is active-High and is not invertible within the CLB.

Note: The pulse following the active edge of WCLK (T_{WPS} in Figure 3) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

Table 5: Single-Port Edge-Triggered RAM Signals

| RAM Signal | CLB Pin | Function | | | | |
|------------|------------------|-----------------|--|--|--|--|
| D | D0 or D1 (16x2, | Data In | | | | |
| | 16x1), D0 (32x1) | | | | | |
| A[3:0] | F1-F4 or G1-G4 | Address | | | | |
| A[4] | D1 (32x1) | Address | | | | |
| WE | WE | Write Enable | | | | |
| WCLK | K | Clock | | | | |
| SPO | F' or G' | Single Port Out | | | | |
| (Data Out) | | (Data Out) | | | | |





Figure 9: 16x2 (or 16x1) Level-Sensitive Single-Port RAM



Figure 10: 32x1 Level-Sensitive Single-Port RAM (F and G addresses are identical)



Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)

Supported destinations for XC4000 Series device outputs are shown in Table 12.

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See Figure 18.)

Table 12: Supported Destinations for XC4000 Series Outputs

| | XC4000 Series Outputs | | | | | | |
|----------------------------------|--------------------------|-------------|-------------------|--|--|--|--|
| Destination | 3.3 V, CMOS | 5 V, TTL | 5 V, CMOS | | | | |
| Any typical device, Vcc = 3.3 V, | V | V | some ¹ | | | | |
| CMOS-threshold inputs | | | | | | | |
| Any device, Vcc = 5 V, | V | V | √ | | | | |
| TTL-threshold inputs | | | | | | | |
| Any device, Vcc = 5 V, | Unre | liable | √ | | | | |
| CMOS-threshold inputs | Da | ata | | | | | |

1. Only if destination device has 5-V tolerant inputs



Figure 18: Open-Drain Output

Output Slew Rate

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal

Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.

XC4000 Series devices have a feature called "Soft Start-up," designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

Global Three-State

A separate Global 3-State line (not shown in Figure 15 or Figure 16) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See Figure 2 on page 11 for details.

Alternatively, GTS can be driven from any internal node.





Figure 27: Detail of Programmable Interconnect Associated with XC4000 Series CLB

6-30 May 14, 1999 (Version 1.6)





Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see Figure 28).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in Figure 27.

Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in Figure 27 on page 30). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See Figure 29.)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in Figure 26, with the addition of a programmable buffer. There can be up to two independent inputs



Figure 29: Quad Lines (XC4000X only)

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See "Three-State Buffers" on page 26 for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This

Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



Table 16: Pin Descriptions (Continued)

| | I/O | I/O | |
|--|-----------------|---------------|--|
| Pin Name | During Config. | After Config. | Pin Description |
| 1 III Name | oomig. | Coming. | These four inputs are used in Asynchronous Peripheral mode. The chip is selected |
| CSO, CS1, WS, RS | ı | I/O | when $\overline{\text{CS0}}$ is Low and CS1 is High. While the chip is selected, a Low on Write Strobe $(\overline{\text{WS}})$ loads the data present on the D0 - D7 inputs into the internal data buffer. A Low on Read Strobe $(\overline{\text{RS}})$ changes D7 into a status output — High if Ready, Low if Busy — and drives D0 - D6 High. In Express mode, CS1 is used as a serial-enable signal for daisy-chaining. $\overline{\text{WS}}$ and $\overline{\text{RS}}$ should be mutually exclusive, but if both are Low simultaneously, the Write Strobe overrides. After configuration, these are user-programmable I/O pins. |
| A0 - A17 | 0 | I/O | During Master Parallel configuration, these 18 output pins address the configuration EPROM. After configuration, they are user-programmable I/O pins. |
| A18 - A21 (XC4003XL to XC4085XL) | 0 | I/O | During Master Parallel configuration with an XC4000X master, these 4 output pins add 4 more bits to address the configuration EPROM. After configuration, they are user-programmable I/O pins. (See Master Parallel Configuration section for additional details.) |
| D0 - D7 | I | I/O | During Master Parallel and Peripheral configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins. |
| DIN | I | I/O | During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. During Parallel configuration, DIN is the D0 input. After configuration, DIN is a user-programmable I/O pin. |
| DOUT | 0 | I/O | During configuration in any mode but Express mode, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input. In Express modefor XC4000E and XC4000X only, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices. After configuration, DOUT is a user-programmable I/O pin. |
| Unrestricted U | ser-Prog | rammabl | e I/O Pins |
| I/O | Weak Pull-up | I/O | These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor (25 k Ω - 100 k Ω) that defines the logic level as High. |

Boundary Scan

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.

The XC4000 Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details

of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset for the control logic, is described in the standard but is not implemented in Xilinx devices.

The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note XAPP 017: "Boundary Scan in XC4000 Devices."

Figure 40 on page 43 shows a simplified block diagram of the XC4000E Input/Output Block with boundary scan implemented. XC4000X boundary scan logic is identical.



Figure 41 on page 44 is a diagram of the XC4000 Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

XC4000 Series devices can also be configured through the boundary scan logic. See "Readback" on page 55.

Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-State Control. Non-IOB pins have appropriate partial bit population for In or Out only. PROGRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the

data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).



Figure 40: Block Diagram of XC4000E IOB with Boundary Scan (some details not shown). XC4000X Boundary Scan Logic is Identical.



Figure 41: XC4000 Series Boundary Scan Logic

Instruction Set

The XC4000 Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in Table 17.

Bit Sequence

The bit sequence within each IOB is: In, Out, 3-State. The input-only M0 and M2 mode pins contribute only the In bit to the boundary scan I/O data register, while the output-only M1 pin contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in XDE or Epic), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 42. The device-specific pinout tables for the XC4000 Series include the boundary scan locations for each IOB pin.

BSDL (Boundary Scan Description Language) files for XC4000 Series devices are available on the Xilinx FTP site.

Including Boundary Scan in a Schematic

If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in Figure 43.

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.



Table 20: XC4000E Program Data

| Device | XC4003E | XC4005E | XC4006E | XC4008E | XC4010E | XC4013E | XC4020E | XC4025E |
|---------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Max Logic Gates | 3,000 | 5,000 | 6,000 | 8,000 | 10,000 | 13,000 | 20,000 | 25,000 |
| CLBs | 100 | 196 | 256 | 324 | 400 | 576 | 784 | 1,024 |
| (Row x Col.) | (10 x 10) | (14 x 14) | (16 x 16) | (18 x 18) | (20 x 20) | (24 x 24) | (28 x 28) | (32 x 32) |
| IOBs | 80 | 112 | 128 | 144 | 160 | 192 | 224 | 256 |
| Flip-Flops | 360 | 616 | 768 | 936 | 1,120 | 1,536 | 2,016 | 2,560 |
| Bits per Frame | 126 | 166 | 186 | 206 | 226 | 266 | 306 | 346 |
| Frames | 428 | 572 | 644 | 716 | 788 | 932 | 1,076 | 1,220 |
| Program Data | 53,936 | 94,960 | 119,792 | 147,504 | 178,096 | 247,920 | 329,264 | 422,128 |
| PROM Size (bits) | 53,984 | 95,008 | 119,840 | 147,552 | 178,144 | 247,968 | 329,312 | 422,176 |

Notes: 1. Bits per Frame = (10 x number of rows) + 7 for the top + 13 for the bottom + 1 + 1 start bit + 4 error check bits

Number of Frames = (36 x number of columns) + 26 for the left edge + 41 for the right edge + 1

Program Data = (Bits per Frame x Number of Frames) + 8 postamble bits

PROM Size = Program Data + 40 (header) + 8

2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value must be adjusted for all such extra "one" bits, even for extra leading ones at the beginning of the header.

Table 21: XC4000EX/XL Program Data

| Device | XC4002XL | XC4005 | XC4010 | XC4013 | XC4020 | XC4028 | XC4036 | XC4044 | XC4052 | XC4062 | XC4085 |
|---------------------------|---------------|------------------|------------------|------------------|------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Max Logic Gates | 2,000 | 5,000 | 10,000 | 13,000 | 20,000 | 28,000 | 36,000 | 44,000 | 52,000 | 62,000 | 85,000 |
| CLBs (Row x Column) | 64 (8 x 8) | 196 (14 x 14) | 400 (20 x 20) | 576 (24 x 24) | 784 (28 x 28) | 1,024 (32 x 32) | 1,296 (36 x 36) | 1,600 (40 x 40) | 1,936 (44 x 44) | 2,304 (48 x 48) | 3,136 (56 x 56) |
| IOBs | 64 | 112 | 160 | 192 | 224 | 256 | 288 | 320 | 352 | 384 | 448 |
| Flip-Flops | 256 | 616 | 1,120 | 1,536 | 2,016 | 2,560 | 3,168 | 3,840 | 4,576 | 5,376 | 7,168 |
| Bits per Frame | 133 | 205 | 277 | 325 | 373 | 421 | 469 | 517 | 565 | 613 | 709 |
| Frames | 459 | 741 | 1,023 | 1,211 | 1,399 | 1,587 | 1,775 | 1,963 | 2,151 | 2,339 | 2,715 |
| Program Data | 61,052 | 151,910 | 283,376 | 393,580 | 521,832 | 668,124 | 832,480 | 1,014,876 | 1,215,320 | 1,433,804 | 1,924,940 |
| PROM Size (bits) | 61,104 | 151,960 | 283,424 | 393,632 | 521,880 | 668,172 | 832,528 | 1,014,924 | 1,215,368 | 1,433,852 | 1,924,992 |

Notes: 1. Bits per frame = (13 x number of rows) + 9 for the top + 17 for the bottom + 8 + 1 start bit + 4 error check bits. Frames = (47 x number of columns) + 27 for the left edge + 52 for the right edge + 4.

Program data = (bits per frame x number of frames) + 5 postamble bits.

PROM size = (program data + 40 header bits + 8 start bits) rounded up to the nearest byte.

2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value must be adjusted for all such extra "one" bits, even for extra leading "ones" at the beginning of the header.

Cyclic Redundancy Check (CRC) for Configuration and Readback

The Cyclic Redundancy Check is a method of error detection in data transmission applications. Generally, the transmitting system performs a calculation on the serial bitstream. The result of this calculation is tagged onto the data stream as additional check bits. The receiving system performs an identical calculation on the bitstream and compares the result with the received checksum.

Each data frame of the configuration bitstream has four error bits at the end, as shown in Table 19. If a frame data error is detected during the loading of the FPGA, the con-

figuration process with a potentially corrupted bitstream is terminated. The FPGA pulls the $\overline{\text{INIT}}$ pin Low and goes into a Wait state.

During Readback, 11 bits of the 16-bit checksum are added to the end of the Readback data stream. The checksum is computed using the CRC-16 CCITT polynomial, as shown in Figure 45. The checksum consists of the 11 most significant bits of the 16-bit code. A change in the checksum indicates a change in the Readback bitstream. A comparison to a previous checksum is meaningful only if the readback data is independent of the current device state. CLB outputs should not be included (Read Capture option not



used), and if RAM is present, the RAM content must be unchanged.

Statistically, one error out of 2048 might go undetected.

Configuration Sequence

There are four major steps in the XC4000 Series power-up configuration sequence.

- Configuration Memory Clear
- Initialization
- Configuration
- Start-Up

The full process is illustrated in Figure 46.

Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When Vcc reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms, and up to 10% longer in the low-voltage devices. The delay is four times as long when in Master Modes (M0 Low), to allow ample time for all slaves to reach a stable Vcc. When all $\overline{\text{INIT}}$ pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when re-configuring an FPGA by pulsing the $\overline{\text{PROGRAM}}$ pin



Figure 45: Circuit for Generating CRC-16



Figure 46: Power-up Configuration Sequence

Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 47, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bitstream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks

received since $\overline{\text{INIT}}$ went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 48. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK SYNC or UCLK SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK_NOSYNC or UCLK_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

Start-up from CCLK

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 47 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.





Figure 48: Start-up Logic

Readback

The user can read back the content of configuration memory and the level of certain internal nodes without interfering with the normal operation of the device.

Readback not only reports the downloaded configuration bits, but can also include the present state of the device, represented by the content of all flip-flops and latches in CLBs and IOBs, as well as the content of function generators used as RAMs.

Note that in XC4000 Series devices, configuration data is *not* inverted with respect to configuration as it is in XC2000 and XC3000 families.

XC4000 Series Readback does not use any dedicated pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA, RDBK.RIP and RDBK.CLK) that can be routed to any IOB. To access the internal Readback signals, place the READ-

BACK library symbol and attach the appropriate pad symbols, as shown in Figure 49.

After Readback has been initiated by a High level on RDBK.TRIG after configuration, the RDBK.RIP (Read In Progress) output goes High on the next rising edge of RDBK.CLK. Subsequent rising edges of this clock shift out Readback data on the RDBK.DATA net.

Readback data does not include the preamble, but starts with five dummy bits (all High) followed by the Start bit (Low) of the first frame. The first two data bits of the first frame are always High.

Each frame ends with four error check bits. They are read back as High. The last seven bits of the last frame are also read back as High. An additional Start bit (Low) and an 11-bit Cyclic Redundancy Check (CRC) signature follow, before RDBK.RIP returns Low.



Configuration Timing

The seven configuration modes are discussed in detail in this section. Timing specifications are included.

Slave Serial Mode

In Slave Serial mode, an external signal drives the CCLK input of the FPGA. The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin.

There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

Figure 51 shows a full master/slave system. An XC4000 Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a <111> on the mode pins (M2, M1, M0). Slave Serial is the default mode if the mode pins are left unconnected, as they have weak pull-up resistors during configuration.



Figure 51: Master/Slave Serial Mode Circuit Diagram



| | Description | | Symbol | Min | Max | Units |
|------|-------------|---|------------------|-----|-----|-------|
| | DIN setup | 1 | T _{DCC} | 20 | | ns |
| | DIN hold | 2 | T _{CCD} | 0 | | ns |
| CCLK | DIN to DOUT | 3 | T _{CCO} | | 30 | ns |
| CCLK | High time | 4 | T _{CCH} | 45 | | ns |
| | Low time | 5 | T _{CCL} | 45 | | ns |
| | Frequency | | F _{CC} | | 10 | MHz |

Note: Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

Figure 52: Slave Serial Mode Programming Switching Characteristics



Master Parallel Modes

In the two Master Parallel modes, the lead FPGA directly addresses an industry-standard byte-wide EPROM, and accepts eight data bits just before incrementing or decrementing the address outputs.

The eight data bits are serialized in the lead FPGA, which then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data (and also changes the EPROM address) until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

The PROM address pins can be incremented or decremented, depending on the mode pin settings. This option allows the FPGA to share the PROM with a wide variety of microprocessors and micro controllers. Some processors must boot from the bottom of memory (all zeros) while others must boot from the top. The FPGA is flexible and can load its configuration bitstream from either end of the memory.

Master Parallel Up mode is selected by a <100> on the mode pins (M2, M1, M0). The EPROM addresses start at 00000 and increment.

Master Parallel Down mode is selected by a <110> on the mode pins. The EPROM addresses start at 3FFFF and decrement.

Additional Address lines in XC4000 devices

The XC4000X devices have additional address lines (A18-A21) allowing the additional address space required to daisy-chain several large devices.

The extra address lines are programmable in XC4000EX devices. By default these address lines are not activated. In the default mode, the devices are compatible with existing XC4000 and XC4000E products. If desired, the extra address lines can be used by specifying the address lines option in bitgen as 22 (bitgen -g AddressLines:22). The lines (A18-A21) are driven when a master device detects, via the bitstream, that it should be using all 22 address lines. Because these pins will initially be pulled high by internal pull-ups, designers using Master Parallel Up mode should use external pull down resistors on pins A18-A21. If Master Parallel Down mode is used external resistors are not necessary.

All 22 address lines are always active in Master Parallel modes with XC4000XL devices. The additional address lines behave identically to the lower order address lines. If the Address Lines option in bitgen is set to 18, it will be ignored by the XC4000XL device.

The additional address lines (A18-A21) are not available in the PC84 package.



Figure 54: Master Parallel Mode Circuit Diagram



Synchronous Peripheral Mode

Synchronous Peripheral mode can also be considered Slave Parallel mode. An external signal drives the CCLK input(s) of the FPGA(s). The first byte of parallel configuration data must be available at the Data inputs of the lead FPGA a short setup time before the rising CCLK edge. Subsequent data bytes are clocked in on every eighth consecutive rising CCLK edge.

The same CCLK edge that accepts data, also causes the RDY/BUSY output to go High for one CCLK period. The pin name is a misnomer. In Synchronous Peripheral mode it is really an ACKNOWLEDGE signal. Synchronous operation does not require this response, but it is a meaningful signal for test purposes. Note that RDY/BUSY is pulled High with a high-impedance pullup prior to $\overline{\text{INIT}}$ going High.

The lead FPGA serializes the data and presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In order to complete the serial shift operation, 10 additional CCLK rising edges are required after the last data byte has been loaded, plus one more CCLK cycle for each daisy-chained device.

Synchronous Peripheral mode is selected by a <011> on the mode pins (M2, M1, M0).



Figure 56: Synchronous Peripheral Mode Circuit Diagram

6-64





| | Description | Symbol | Min | Max | Units |
|------|------------------------|------------------|-----|-----|-------|
| | INIT (High) setup time | T _{IC} | 5 | | μs |
| | D0 - D7 setup time | T _{DC} | 60 | | ns |
| CCLK | D0 - D7 hold time | T _{CD} | 0 | | ns |
| CCLK | CCLK High time | T _{CCH} | 50 | | ns |
| | CCLK Low time | T _{CCL} | 60 | | ns |
| | CCLK Frequency | F _{CC} | | 8 | MHz |

Notes: 1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the **first** data byte on the **second** rising edge of CCLK after INIT goes High. Subsequent data bytes are clocked in on every eighth consecutive rising edge of CCLK.

- 2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does not require such a response.
- 3. The pin name RDY/BUSY is a misnomer. In Synchronous Peripheral mode this is really an ACKNOWLEDGE signal.
- 4. Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore, additional CCLK pulses are clearly required after the last byte has been loaded.

Figure 57: Synchronous Peripheral Mode Programming Switching Characteristics



Product Availability

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

Table 24: Component Availability Chart for XC4000XL FPGAs

| | PINS | 84 | 100 | 100 | 144 | 144 | 160 | 160 | 176 | 176 | 208 | 208 | 240 | 240 | 256 | 299 | 304 | 352 | 411 | 432 | 475 | 559 | 560 |
|-------------|------------|----------------|----------------|----------------|----------------|--------------------|-------------------|----------------|----------------|--------------------|-------------------|----------------|-------------------|----------------|---------------|---------------|-------------------|---------------|---------------|---------------|---------------|---------------|---------------|
| | | | | | | | | | | | | | | | | | | | | | | | |
| Т | YPE | Plast. PLCC | Plast. PQFP | Plast. VQFP | Plast. TQFP | High-Perf. TQFP | High-Perf. QFP | Plast. PQFP | Plast. TQFP | High-Perf. TQFP | High-Perf. QFP | Plast. PQFP | High-Perf. QFP | Plast. PQFP | Plast. BGA | Ceram. PGA | High-Perf. QFP | Plast. BGA | Ceram. PGA | Plast. BGA | Ceram. PGA | Ceram. PGA | Plast. BGA |
| CC | ODE | PC84 | PQ100 | VQ100 | TQ144 | HT144 | HQ160 | PQ160 | TQ176 | HT176 | HQ208 | PQ208 | HQ240 | PQ240 | BG256 | PG299 | HQ304 | BG352 | PG411 | BG432 | PG475 | PG559 | BG560 |
| | -3 | СІ | СІ | СІ | | | | | | | | | | | | | | | | | | | |
| XC4002XL | -2 | СІ | СІ | СІ | | | | | | | | | | | | | | | | | | | |
| XO4002XL | -1 | СІ | СІ | СІ | | | | | | | | | | | | | | | | | | | |
| | -09C | С | С | С | | | | | | | | | | | | | | | | | | | |
| | -3 | СІ | СІ | СІ | CI | | | СІ | | | | СІ | | | | | | | | | | | |
| XC4005XL | -2 | CI | С | CI | CI | | | CI | | | | CI | | | | | | | | | | | |
| | -1 -09C | C I | CI | C I | C I | | | C I | | | | C I | | | | | | | | | | | |
| | -3 | CI | CI | | CI | | | CI | СІ | | | CI | | | СІ | | | | | | | | |
| XC4010XL | -2 | СІ | СІ | | СІ | | | СІ | CI | | | CI | | | CI | | | | | | | | |
| AC40 IUAL | -1 | СІ | СІ | | СІ | | | СІ | СІ | | | СІ | | | CI | | | | | | | | |
| | -09C | С | С | | С | | | С | С | | | С | | | С | | | | | | | | |
| | -3 -2 | | | | | CI | | CI | | CI | | CI CI | | CI | CI | | | | | | | | |
| XC4013XL | -1 | | | | | CI | | CI | | CI | | CI | | CI | CI | | | | | | | | |
| AC4013AL | -09C | | | | | C | | C | | C | | C | | C | C | | | | | | | | |
| | -08C | | | | | С | | С | | С | | С | | С | С | | | | | | | | |
| | -3 | | | | | СІ | | CI | | CI | | СІ | | CI | СІ | | | | | | | | |
| XC4020XL | -2 | | | | | СІ | | СІ | | СІ | | СІ | | СІ | СІ | | | | | | | | |
| XC4020XL | -1 | | | | | СІ | | СІ | | СІ | | СІ | | CI | СІ | | | | | | | | |
| | -09C | | | | | С | | С | | С | | С | | С | С | | | | | | | | |
| | -3 | | | | | | CI | | | | CI | | CI | | CI | CI | CI | CI | | | | | |
| XC4028XL | -2 -1 | | | | | | CI | | | | CI | | CI | | CI | CI | CI | CI | | | | | |
| | -09C | | | | | | C | | | | C | | С | | C | C | C | C | | | | | |
| | -3 | | | | | | CI | | | | CI | | CI | | | | CI | CI | СІ | CI | | | |
| | -2 | | | | | | СІ | | | | СІ | | С | | | | CI | CI | CI | СІ | | | |
| XC4036XL | -1 | | | | | | СІ | | | | СІ | | СІ | | | | СІ | СІ | СІ | СІ | | | |
| | -09C | | | | | | O | | | | С | | С | | | | С | С | С | С | | | |
| | -08C | | | | | | С | | | | С | | С | | | | С | С | С | С | | | |
| | -3 | | | | | | CI | | | | CI | | CI | | | | CI | CI | CI | CI | | | |
| XC4044XL | -2 -1 | | | | | | CI | | | | CI | | CI | | | | CI | CI | CI | CI | | | |
| - | -09C | | | | | | С | | | | С | | С | | | | С | C | С | С | | | |
| | -3 | | | | | | | | | | | | CI | | | | CI | <u> </u> | CI | CI | | | СІ |
| VC4050VI | -2 | | | | | | | | | | | | CI | | | | CI | | CI | CI | | | CI |
| XC4052XL | -1 | | | | | | | | | | | | СІ | | | | СІ | | СІ | СІ | | | СІ |
| | -09C | | | | | | | | | | | | С | | | | С | | С | С | | | С |
| | -3 | | | | | | | | | | | | CI | | | | CI | | | CI | CI | | CI |
| VO4000V! | -2 | | | | | | | | | | | | CI | | | | CI | | | CI | CI | | CI |
| XC4062XL | -1 -09C | | | | | | | | | | | | C I | | | | CI | | | C I | C I | | CI C |
| | -09C | | | | | | | | | | | | С | | - | | С | | | С | С | | С |
| | -3 | | | | | | | | | | | | | | | | | | | CI | | CI | CI |
| \\ 0 | -2 | | | | | | | | | | | | | | | | | | | CI | | CI | CI |
| XC4085XL | -1 | | | | | | | | | | | | | | | | | | | CI | | CI | CI |
| | -09C | | | | | | | | | | | | | | | | | | | С | | С | С |
| 1/29/99 | 550 | | | | | | | | | | | | | | | | | | | J | | | |

1/29/99

 $C = Commercial \ T_J = 0^{\circ} \ to \ +85^{\circ}C$

I= Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$

Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



Table 25: Component Availability Chart for XC4000E FPGAs

| Р | PINS | 84 | 100 | 100 | 120 | 144 | 156 | 160 | 191 | 208 | 208 | 223 | 225 | 240 | 240 | 299 | 304 |
|------------|------|----------------|----------------|----------------|---------------|----------------|---------------|----------------|---------------|-------------------|----------------|---------------|---------------|-------------------|----------------|---------------|------------------|
| יד | YPE | Plast. PLCC | Plast. PQFP | Plast. VQFP | Ceram. PGA | Plast. TQFP | Ceram. PGA | Plast. PQFP | Ceram. PGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | Plast. BGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | High-Perf. QF |
| CC | DDE | PC84 | PQ100 | VQ100 | PG120 | TQ144 | PG156 | PQ160 | PG191 | HQ208 | PQ208 | PG223 | BG225 | HQ240 | PQ240 | PG299 | HQ304 High-Perf. |
| | -4 | CI | CI | CI | CI | | | | | | | | | | | | |
| XC4003E | -3 | СІ | СІ | СІ | СІ | | | | | | | | | | | | |
| AC4003E | -2 | СІ | СІ | СІ | CI | | | | | | | | | | | | |
| | -1 | С | С | С | С | | | | | | | | | | | | |
| | -4 | СІ | CI | | | СІ | СІ | CI | | | CI | | | | | | |
| XC4005E | -3 | СІ | СІ | | | СІ | СІ | СІ | | | СІ | | | | | | |
| AC4005E | -2 | СІ | СІ | | | CI | СІ | СІ | | | СІ | | | | | | |
| | -1 | С | С | | | С | С | С | | | С | | | | | | |
| | -4 | СІ | | | | CI | CI | СІ | | | CI | | | | | | |
| XC4006E | -3 | СІ | | | | CI | CI | СІ | | | CI | | | | | | |
| AC4000E | -2 | CI | | | | CI | CI | CI | | | CI | | | | | | |
| | -1 | С | | | | С | С | С | | | С | | | | | | |
| | -4 | CI | | | | | | CI | CI | | CI | | | | | | |
| XC4008E | -3 | CI | | | | | | CI | CI | | CI | | | | | | |
| AC4000L | -2 | CI | | | | | | CI | CI | | CI | | | | | | |
| | -1 | С | | | | | | С | С | | С | | | | | | |
| | -4 | CI | | | | | | CI | CI | CI | CI | | CI | | | | |
| XC4010E | -3 | CI | | | | | | CI | CI | CI | CI | | CI | | | | |
| AC4010L | -2 | CI | | | | | | CI | CI | CI | CI | | CI | | | | |
| | -1 | С | | | | | | С | С | С | С | | С | | | | |
| | -4 | | | | | | | CI | | CI | CI | CI | CI | CI | CI | | |
| XC4013E | -3 | | | | | | | CI | | CI | CI | CI | CI | CI | CI | | |
| 7.0 10 10L | -2 | | | | | | | CI | | CI | CI | CI | CI | CI | CI | | |
| | -1 | | | | | | | С | | С | С | С | С | С | С | | |
| | -4 | | | | | | | | | CI | | CI | | CI | | | |
| XC4020E | -3 | | | | | | | | | CI | | CI | | CI | | | |
| 7.0 10202 | -2 | | | | | | | | | CI | | CI | | CI | | | |
| | -1 | | | | | | | | | С | | С | | С | | | |
| <u>.</u> | -4 | | | | | | | | | | | CI | | CI | | CI | CI |
| XC4025E | -3 | | | | | | | | | | | CI | | CI | | CI | CI |
| 1/29/99 | -2 | | | | | | | | | | | С | | С | | С | С |

C = Commercial $T_J = 0^{\circ}$ to +85°C I= Industrial $T_J = -40^{\circ}$ C to +100°C

Table 26: Component Availability Chart for XC4000EX FPGAs

| F | PINS | 208 | 240 | 299 | 304 | 352 | 411 | 432 |
|----------|---------|-------------------|-------------------|---------------|-------------------|---------------|---------------|---------------|
| Т | YPE | High-Perf. QFP | High-Perf. QFP | Ceram. PGA | High-Perf. QFP | Plast. BGA | Ceram. PGA | Plast. BGA |
| C | CODE HC | | HQ240 | PG299 | HQ304 | BG352 | PG411 | BG432 |
| | -4 | CI | CI | CI | CI | CI | | |
| XC4028EX | -3 | CI | CI | CI | CI | CI | | |
| | -2 | С | С | С | С | С | | |
| | -4 | | CI | | CI | CI | CI | CI |
| XC4036EX | -3 | | CI | | CI | CI | CI | CI |
| | -2 | | С | | С | С | С | С |

1/29/99

C = Commercial $T_J = 0^{\circ}$ to +85°C I= Industrial $T_J = -40^{\circ}$ C to +100°C