# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 1024  |
| Number of Logic Elements/Cells | 2432  |
| Total RAM Bits                 | 32768   |
| Number of I/O                  | 193   |
| Number of Gates                | 25000   |
| Voltage - Supply               | 4.75V ~ 5.25V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 240-BFQFP Exposed Pad                                       |
| Supplier Device Package        | 240-PQFP (32x32)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc4025e-3hq240c |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### XC4000E and XC4000X Series Compared to the XC4000

For readers already familiar with the XC4000 family of Xilinx Field Programmable Gate Arrays, the major new features in the XC4000 Series devices are listed in this section. The biggest advantages of XC4000E and XC4000X devices are significantly increased system speed, greater capacity, and new architectural features, particularly Select-RAM memory. The XC4000X devices also offer many new routing features, including special high-speed clock buffers that can be used to capture input data with minimal delay.

Any XC4000E device is pinout- and bitstream-compatible with the corresponding XC4000 device. An existing XC4000 bitstream can be used to program an XC4000E device. However, since the XC4000E includes many new features, an XC4000E bitstream cannot be loaded into an XC4000 device.

XC4000X Series devices are not bitstream-compatible with equivalent array size devices in the XC4000 or XC4000E families. However, equivalent array size devices, such as the XC4025, XC4025E, XC4028EX, and XC4028XL, are pinout-compatible.

### Improvements in XC4000E and XC4000X

### Increased System Speed

XC4000E and XC4000X devices can run at synchronous system clock rates of up to 80 MHz, and internal performance can exceed 150 MHz. This increase in performance over the previous families stems from improvements in both device processing and system architecture. XC4000 Series devices use a sub-micron multi-layer metal process. In addition, many architectural improvements have been made, as described below.

The XC4000XL family is a high performance 3.3V family based on  $0.35\mu$  SRAM technology and supports system speeds to 80 MHz.

### PCI Compliance

XC4000 Series -2 and faster speed grades are fully PCI compliant. XC4000E and XC4000X devices can be used to implement a one-chip PCI solution.

### Carry Logic

The speed of the carry logic chain has increased dramatically. Some parameters, such as the delay on the carry chain through a single CLB (TBYP), have improved by as much as 50% from XC4000 values. See "Fast Carry Logic" on page 18 for more information.

### Select-RAM Memory: Edge-Triggered, Synchronous RAM Modes

The RAM in any CLB can be configured for synchronous, edge-triggered, write operation. The read operation is not affected by this change to an edge-triggered write.

### **Dual-Port RAM**

A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write.

The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.

### Configurable RAM Content

The RAM content can now be loaded at configuration time, so that the RAM starts up with user-defined data.

### H Function Generator

In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.

### **IOB Clock Enable**

The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.

### **Output Drivers**

The output pull-up structure defaults to a TTL-like totem-pole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc, just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to Vcc. Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to Vcc, whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below Vcc.




Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

### Flip-Flops

The CLB can pass the combinatorial output(s) to the interconnect network, but can also store the combinatorial results or other incoming data in one or two flip-flops, and connect their outputs to the interconnect network as well.

The two edge-triggered D-type flip-flops have common clock (K) and clock enable (EC) inputs. Either or both clock inputs can also be permanently enabled. Storage element functionality is described in Table 2.

### Latches (XC4000X only)

The CLB storage elements can also be configured as latches. The two latches have common clock (K) and clock enable (EC) inputs. Storage element functionality is described in Table 2.

### **Clock Input**

Each flip-flop can be triggered on either the rising or falling clock edge. The clock pin is shared by both storage elements. However, the clock is individually invertible for each storage element. Any inverter placed on the clock input is automatically absorbed into the CLB.

### **Clock Enable**

The clock enable signal (EC) is active High. The EC pin is shared by both storage elements. If left unconnected for either, the clock enable for that storage element defaults to the active state. EC is not invertible within the CLB.

| Mode               | K | EC | SR | D | Q  |  |  |  |
|--------------------|---|----|----|---|----|--|--|--|
| Power-Up or<br>GSR | Х | Х  | x  | Х | SR |  |  |  |
|                    | Х | Х  | 1  | Х | SR |  |  |  |
| Flip-Flop          |   | 1* | 0* | D | D  |  |  |  |
|                    | 0 | Х  | 0* | Х | Q  |  |  |  |
| Latch              | 1 | 1* | 0* | Х | Q  |  |  |  |
| Laton              | 0 | 1* | 0* | D | D  |  |  |  |
| Both               | Х | 0  | 0* | Х | Q  |  |  |  |

Table 2: CLB Storage Element Functionality(active rising edge is shown)

Legend:

X Don't care

\_/ Rising edge SR Set or Reset v

R Set or Reset value. Reset is default.

0\* Input is Low or unconnected (default value) 1\* Input is High or unconnected (default value)

XILINX<sup>®</sup>

### Fast Carry Logic

Each CLB F and G function generator contains dedicated arithmetic logic for the fast generation of carry and borrow signals. This extra output is passed on to the function generator in the adjacent CLB. The carry chain is independent of normal routing resources.

Dedicated fast carry logic greatly increases the efficiency and performance of adders, subtractors, accumulators, comparators and counters. It also opens the door to many new applications involving arithmetic operation, where the previous generations of FPGAs were not fast enough or too inefficient. High-speed address offset calculations in microprocessor or graphics systems, and high-speed addition in digital signal processing are two typical applications.

The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods like carry generate/propagate are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level.

This fast carry logic is one of the more significant features of the XC4000 Series, speeding up arithmetic and counting into the 70 MHz range.

The carry chain in XC4000E devices can run either up or down. At the top and bottom of the columns where there are no CLBs above or below, the carry is propagated to the right. (See Figure 11.) In order to improve speed in the high-capacity XC4000X devices, which can potentially have very long carry chains, the carry chain travels upward only, as shown in Figure 12. Additionally, standard interconnect can be used to route a carry signal in the downward direction.

Figure 13 on page 19 shows an XC4000E CLB with dedicated fast carry logic. The carry logic in the XC4000X is similar, except that COUT exits at the top only, and the signal CINDOWN does not exist. As shown in Figure 13, the carry logic shares operand and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 14 on page 20 shows the details of the carry logic for the XC4000E. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 13. The XC4000X carry logic is very similar, but a multiplexer on the pass-through carry chain has been eliminated to reduce delay. Additionally, in the XC4000X the multiplexer on the G4 path has a memory-programmable 0 input, which permits G4 to directly connect to COUT. G4 thus becomes an additional high-speed initialization path for carry-in.

The dedicated carry logic is discussed in detail in Xilinx document XAPP 013: "Using the Dedicated Carry Logic in

*XC4000.*" This discussion also applies to XC4000E devices, and to XC4000X devices when the minor logic changes are taken into account.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.




Figure 11: Available XC4000E Carry Propagation Paths




Figure 12: Available XC4000X Carry Propagation Paths (dotted lines use general interconnect)





Figure 15: Simplified Block Diagram of XC4000E IOB





Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)

Supported destinations for XC4000 Series device outputs are shown in Table 12.

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See Figure 18.)

## Table 12: Supported Destinations for XC4000 SeriesOutputs

|                                  | XC4000 Series<br>Outputs |             |                   |  |
|----------------------------------|--------------------------|-------------|-------------------|--|
| Destination                      | 3.3 V,<br>CMOS           | 5 V,<br>TTL | 5 V,<br>CMOS      |  |
| Any typical device, Vcc = 3.3 V, |                          |             | some <sup>1</sup> |  |
| CMOS-threshold inputs            |                          |             |                   |  |
| Any device, Vcc = 5 V,           |                          |             |                   |  |
| TTL-threshold inputs             |                          |             |                   |  |
| Any device, Vcc = 5 V,           | Unre                     | liable      |                   |  |
| CMOS-threshold inputs            | Da                       | ata         |                   |  |

1. Only if destination device has 5-V tolerant inputs





### **Output Slew Rate**

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.


XC4000 Series devices have a feature called "Soft Start-up," designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

### **Global Three-State**

A separate Global 3-State line (not shown in Figure 15 or Figure 16) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See Figure 2 on page 11 for details.

Alternatively, GTS can be driven from any internal node.



XC4000X only



XILINX<sup>®</sup>

### Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



Figure 34: XC4000E Global Net Distribution



Figure 35: XC4000X Global Net Distribution

XILINX<sup>®</sup>




Figure 36: Any BUFGLS (GCK1 - GCK8) Can Drive Any or All Clock Inputs on the Device

### **Global Early Buffers**

Each corner of the XC4000X device has two Global Early buffers. The primary purpose of the Global Early buffers is to provide an earlier clock access than the potentially heavily-loaded Global Low-Skew buffers. A clock source applied to both buffers will result in the Global Early clock edge occurring several nanoseconds earlier than the Global Low-Skew buffer clock edge, due to the lighter loading.

Global Early buffers also facilitate the fast capture of device inputs, using the Fast Capture latches described in "IOB Input Signals" on page 20. For Fast Capture, take a single clock signal, and route it through both a Global Early buffer and a Global Low-Skew buffer. (The two buffers share an input pad.) Use the Global Early buffer to clock the Fast Capture latch, and the Global Low-Skew buffer to clock the normal input flip-flop or latch, as shown in Figure 17 on page 23.

The Global Early buffers can also be used to provide a fast Clock-to-Out on device output pins. However, an early clock in the output flip-flop IOB must be taken into consideration when calculating the internal clock speed for the design.

The Global Early buffers at the left and right edges of the chip have slightly different capabilities than the ones at the top and bottom. Refer to Figure 37, Figure 38, and Figure 35 on page 36 while reading the following explanation.

Each Global Early buffer can access the eight vertical Global lines for all CLBs in the quadrant. Therefore, only one-fourth of the CLB clock pins can be accessed. This restriction is in large part responsible for the faster speed of the buffers, relative to the Global Low-Skew buffers.




Figure 37: Left and Right BUFGEs Can Drive Any or All Clock Inputs in Same Quadrant or Edge (GCK1 is shown. GCK2, GCK5 and GCK6 are similar.)

The left-side Global Early buffers can each drive two of the four vertical lines accessing the IOBs on the entire left edge of the device. The right-side Global Early buffers can each drive two of the eight vertical lines accessing the IOBs on the entire right edge of the device. (See Figure 37.)

Each left and right Global Early buffer can also drive half of the IOBs along either the top or bottom edge of the device, using a dedicated line that can only be accessed through the Global Early buffers.

The top and bottom Global Early buffers can drive half of the IOBs along either the left or right edge of the device, as shown in Figure 38. They can only access the top and bottom IOBs via the CLB global lines.




Figure 38: Top and Bottom BUFGEs Can Drive Any or All Clock Inputs in Same Quadrant (GCK8 is shown. GCK3, GCK4 and GCK7 are similar.)

The top and bottom Global Early buffers are about 1 ns slower clock to out than the left and right Global Early buffers.

The Global Early buffers can be driven by either semi-dedicated pads or internal logic. They share pads with the Global Low-Skew buffers, so a single net can drive both global buffers, as described above.

To use a Global Early buffer, place a BUFGE element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGE be placed in one of the two Global Early buffers on the top edge of the device, or a LOC=TR to indicate the Global Early buffer on the top edge of the device, on the right.

### **Power Distribution**

Power for the FPGA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the FPGA, a dedicated Vcc and Ground ring surrounding the logic array provides power to the I/O drivers, as shown in Figure 39. An independent matrix of Vcc and Ground lines supplies the interior logic of the device.

This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately de-coupled. Typically, a 0.1  $\mu$ F capacitor connected between each Vcc pin and the board's Ground plane will provide adequate de-coupling.

Output buffers capable of driving/sinking the specified 12 mA loads under specified worst-case conditions may be capable of driving/sinking up to 10 times as much current under best case conditions.

Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the Ground pads. The I/O Block output buffers have a slew-rate limited mode (default) which should be used where output rise and fall times are not speed-critical.




Figure 39: XC4000 Series Power Distribution

### **Pin Descriptions**

There are three types of pins in the XC4000 Series devices:

- Permanently dedicated pins
- User I/O pins that can have special functions
- Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with a 50 k $\Omega$  - 100 k $\Omega$  pull-up resistor.

After configuration, if an IOB is unused it is configured as an input with a 50 k $\Omega$  - 100 k $\Omega$  pull-up resistor.

XC4000 Series devices have no dedicated Reset input. Any user I/O can be configured to drive the Global Set/Reset net, GSR. See "Global Set/Reset" on page 11 for more information on GSR.

XC4000 Series devices have no Powerdown control input, as the XC3000 and XC2000 families do. The XC3000/XC2000 Powerdown control also 3-stated all of the device

I/O pins. For XC4000 Series devices, use the global 3-state net, GTS, instead. This net 3-states all outputs, but does not place the device in low-power mode. See "IOB Output Signals" on page 23 for more information on GTS.

Device pins for XC4000 Series devices are described in Table 16. Pin functions during configuration for each of the seven configuration modes are summarized in Table 22 on page 58, in the "Configuration Timing" section.

### Table 16: Pin Descriptions (Continued)

| Pin Name   | I/O<br>During<br>Config. | I/O<br>After<br>Config. | Pin Description  |
|--|--------------------------|-------------------------|--|
| TDI, TCK,<br>TMS   | 1                        | I/O<br>or I<br>(JTAG)   | If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select<br>inputs respectively. They come directly from the pads, bypassing the IOBs. These pins<br>can also be used as inputs to the CLB logic after configuration is completed.<br>If the BSCAN symbol is not placed in the design, all boundary scan functions are inhib-<br>ited once configuration is completed, and these pins become user-programmable I/O.<br>The pins can be used automatically or user-constrained. To use them, use "LOC=" or<br>place the library components TDI, TCK, and TMS instead of the usual pad symbols. In-<br>put or output buffers must still be used.  |
| HDC  | 0                        | I/O                     | High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.   |
| LDC  | 0                        | I/O                     | Low During Configuration ( $\overline{\text{LDC}}$ ) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, $\overline{\text{LDC}}$ is a user-programmable I/O pin.   |
| INIT   | I/O                      | I/O                     | Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k $\Omega$ - 10 k $\Omega$ external pull-up resistor is recommended.<br>As an active-Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active-Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 µs after $\overline{\text{INIT}}$ has gone High. During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, $\overline{\text{INIT}}$ is a user-programmable I/O pin. |
| PGCK1 -<br>PGCK4<br>(XC4000E<br>only)                      | Weak<br>Pull-up          | l or I/O                | Four Primary Global inputs each drive a dedicated internal global net with short delay<br>and minimal skew. If not used to drive a global buffer, any of these pins is a user-pro-<br>grammable I/O.<br>The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbo<br>connected directly to the input of a BUFGP symbol is automatically placed on one of<br>these pins.  |
| SGCK1 -<br>SGCK4<br>(XC4000E<br>only)                      | Weak<br>Pull-up          | l or I/O                | Four Secondary Global inputs each drive a dedicated internal global net with short delay<br>and minimal skew. These internal global nets can also be driven from internal logic. If<br>not used to drive a global net, any of these pins is a user-programmable I/O pin.<br>The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buff-<br>ers. Any input pad symbol connected directly to the input of a BUFGS symbol is auto-<br>matically placed on one of these pins.  |
| GCK1 -<br>GCK8<br>(XC4000X<br>only)                        | Weak<br>Pull-up          | l or I/O                | Eight inputs can each drive a Global Low-Skew buffer. In addition, each can drive a Global Early buffer. Each pair of global buffers can also be driven from internal logic, but must share an input signal. If not used to drive a global buffer, any of these pins is a user-programmable I/O.<br>Any input pad symbol connected directly to the input of a BUFGLS or BUFGE symbol is automatically placed on one of these pins.   |
| FCLK1 -<br>FCLK4<br>(XC4000XLA<br>and<br>XC4000XV<br>only) | Weak<br>Pull-up          | l or I/O                | Four inputs can each drive a Fast Clock (FCLK) buffer which can deliver a clock signal to any IOB clock input in the octant of the die served by the Fast Clock buffer. Two Fast Clock buffers serve the two IOB octants on the left side of the die and the other two Fast Clock buffers serve the two IOB octants on the right side of the die. On each side of the die, one Fast Clock buffer serves the upper octant and the other serves the lower octant. If not used to drive a Fast Clock buffer, any of these pins is a user-programmable I/O.  |



### Table 16: Pin Descriptions (Continued)

| Pin Name                               | I/O<br>During<br>Config. | I/O<br>After<br>Config. | Pin Description   |
|--|--------------------------|-------------------------|---|
| CS0, CS1,<br>WS, RS                    | I                        | I/O                     | These four inputs are used in Asynchronous Peripheral mode. The chip is selected when $\overline{CS0}$ is Low and CS1 is High. While the chip is selected, a Low on Write Strobe $(\overline{WS})$ loads the data present on the D0 - D7 inputs into the internal data buffer. A Low on Read Strobe $(\overline{RS})$ changes D7 into a status output — High if Ready, Low if Busy — and drives D0 - D6 High.<br>In Express mode, CS1 is used as a serial-enable signal for daisy-chaining.<br>$\overline{WS}$ and $\overline{RS}$ should be mutually exclusive, but if both are Low simultaneously, the Write Strobe overrides. After configuration, these are user-programmable I/O pins. |
| A0 - A17                               | 0                        | I/O                     | During Master Parallel configuration, these 18 output pins address the configuration EPROM. After configuration, they are user-programmable I/O pins.   |
| A18 - A21<br>(XC4003XL to<br>XC4085XL) | 0                        | I/O                     | During Master Parallel configuration with an XC4000X master, these 4 output pins add 4 more bits to address the configuration EPROM. After configuration, they are user-pro-<br>grammable I/O pins. (See Master Parallel Configuration section for additional details.)   |
| D0 - D7                                | I                        | I/O                     | During Master Parallel and Peripheral configuration, these eight input pins receive con-<br>figuration data. After configuration, they are user-programmable I/O pins.  |
| DIN                                    | I                        | I/O                     | During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. During Parallel configuration, DIN is the D0 input. After configuration, DIN is a user-programmable I/O pin.  |
| DOUT                                   | Ο                        | I/O                     | During configuration in any mode but Express mode, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input.<br>In Express modefor XC4000E and XC4000X only, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices.<br>After configuration, DOUT is a user-programmable I/O pin.   |
| Unrestricted U                         | lser-Prog                | rammabl                 | e I/O Pins  |
| I/O                                    | Weak<br>Pull-up          | I/O                     | These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor (25 k $\Omega$ - 100 k $\Omega$ ) that defines the logic level as High.   |

### **Boundary Scan**

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.

The XC4000 Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset for the control logic, is described in the standard but is not implemented in Xilinx devices.

The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note XAPP 017: "*Boundary Scan in XC4000 Devices.*"

Figure 40 on page 43 shows a simplified block diagram of the XC4000E Input/Output Block with boundary scan implemented. XC4000X boundary scan logic is identical.






Figure 41: XC4000 Series Boundary Scan Logic

### Instruction Set

The XC4000 Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in Table 17.

### **Bit Sequence**

The bit sequence within each IOB is: In, Out, 3-State. The input-only M0 and M2 mode pins contribute only the In bit to the boundary scan I/O data register, while the output-only M1 pin contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in XDE or Epic), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 42. The device-specific pinout tables for the XC4000 Series include the boundary scan locations for each IOB pin.

BSDL (Boundary Scan Description Language) files for XC4000 Series devices are available on the Xilinx FTP site.

### **Including Boundary Scan in a Schematic**


If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in Figure 43.

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.

| Table 17: Bo | oundary Scan | Instructions |
|--------------|--------------|--------------|
|--------------|--------------|--------------|

|   | Instruction I2<br>I1 I0 |   |                    |                    | I/O Data<br>Source |
|---|-------------------------|---|--------------------|--------------------|--------------------|
| 0 | 0                       | 0 | EXTEST             | DR                 | DR                 |
| 0 | 0                       | 1 | SAMPLE/PR<br>ELOAD | DR                 | Pin/Logic          |
| 0 | 1                       | 0 | USER 1             | BSCAN.<br>TDO1     | User Logic         |
| 0 | 1                       | 1 | USER 2             | BSCAN.<br>TDO2     | User Logic         |
| 1 | 0                       | 0 | READBACK           | Readback<br>Data   | Pin/Logic          |
| 1 | 0                       | 1 | CONFIGURE          | DOUT               | Disabled           |
| 1 | 1                       | 0 | Reserved           | —                  | _                  |
| 1 | 1                       | 1 | BYPASS             | Bypass<br>Register | _                  |



X6075

Figure 42: Boundary Scan Bit Sequence

### Avoiding Inadvertent Boundary Scan

If TMS or TCK is used as user I/O, care must be taken to ensure that at least one of these pins is held constant during configuration. In some applications, a situation may occur where TMS or TCK is driven during configuration. This may cause the device to go into boundary scan mode and disrupt the configuration process.

To prevent activation of boundary scan during configuration, do either of the following:

- TMS: Tie High to put the Test Access Port controller in a benign RESET state
- TCK: Tie High or Low—don't toggle this clock input.

For more information regarding boundary scan, refer to the Xilinx Application Note XAPP 017.001, "*Boundary Scan in XC4000E Devices*."




Figure 43: Boundary Scan Schematic Example

### Configuration

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. XC4000 Series devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The XACT*step* development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

### **Special Purpose Pins**

Three configuration mode pins (M2, M1, M0) are sampled prior to configuration to determine the configuration mode. After configuration, these pins can be used as auxiliary connections. M2 and M0 can be used as inputs, and M1 can be used as an output. The XACT*step* development system does not use these resources unless they are explicitly specified in the design entry. This is done by placing a special pad symbol called MD2, MD1, or MD0 instead of the input or output pad symbol.

In XC4000 Series devices, the mode pins have weak pull-up resistors during configuration. With all three mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the mode pins can be left unconnected. (Note, however, that the internal pull-up resistor value can be as high as 100 kΩ.) After configuration, these pins can individually have weak pull-up or pull-down resistors, as specified in the design. A pull-down resistor value of 4.7 kΩ is recommended.

These pins are located in the lower left chip corner and are near the readback nets. This location allows convenient routing if compatibility with the XC2000 and XC3000 family conventions of M0/RT, M1/RD is desired.



### **Configuration Modes**

XC4000E devices have six configuration modes. XC4000X devices have the same six modes, plus an additional configuration mode. These modes are selected by a 3-bit input code applied to the M2, M1, and M0 inputs. There are three self-loading Master modes, two Peripheral modes, and a Serial Slave mode, which is used primarily for daisy-chained devices. The coding for mode selection is shown in Table 18.

| Mode          | M2 | M1 | MO | CCLK   | Data       |
|---------------|----|----|----|--------|------------|
| Master Serial | 0  | 0  | 0  | output | Bit-Serial |
| Slave Serial  | 1  | 1  | 1  | input  | Bit-Serial |
| Master        | 1  | 0  | 0  | output | Byte-Wide, |
| Parallel Up   |    |    |    |        | increment  |
|               |    |    |    |        | from 00000 |
| Master        | 1  | 1  | 0  | output | Byte-Wide, |
| Parallel Down |    |    |    |        | decrement  |
|               |    |    |    |        | from 3FFFF |
| Peripheral    | 0  | 1  | 1  | input  | Byte-Wide  |
| Synchronous*  |    |    |    |        |            |
| Peripheral    | 1  | 0  | 1  | output | Byte-Wide  |
| Asynchronous  |    |    |    |        |            |
| Reserved      | 0  | 1  | 0  | —      | _          |
| Reserved      | 0  | 0  | 1  |        |            |

#### Table 18: Configuration Modes

\* Can be considered byte-wide Slave Parallel

A detailed description of each configuration mode, with timing information, is included later in this data sheet. During configuration, some of the I/O pins are used temporarily for the configuration process. All pins used during configuration are shown in Table 22 on page 58.

### Master Modes

The three Master modes use an internal oscillator to generate a Configuration Clock (CCLK) for driving potential slave devices. They also generate address and timing for external PROM(s) containing the configuration data.

Master Parallel (Up or Down) modes generate the CCLK signal and PROM addresses and receive byte parallel data. The data is internally serialized into the FPGA data-frame format. The up and down selection generates starting addresses at either zero or 3FFFF (3FFFFF when 22 address lines are used), for compatibility with different microprocessor addressing conventions. The Master Serial mode generates CCLK and receives the configuration data in serial form from a Xilinx serial-configuration PROM.

CCLK speed is selectable as either 1 MHz (default) or 8 MHz. Configuration always starts at the default slow frequency, then can switch to the higher frequency during the first frame. Frequency tolerance is -50% to +25%.

### Additional Address lines in XC4000 devices

The XC4000X devices have additional address lines (A18-A21) allowing the additional address space required to daisy-chain several large devices.

The extra address lines are programmable in XC4000EX devices. By default these address lines are not activated. In the default mode, the devices are compatible with existing XC4000 and XC4000E products. If desired, the extra address lines can be used by specifying the address lines option in bitgen as 22 (bitgen -g AddressLines:22). The lines (A18-A21) are driven when a master device detects, via the bitstream, that it should be using all 22 address lines. Because these pins will initially be pulled high by internal pull-ups, designers using Master Parallel Up mode should use external pull down resistors on pins A18-A21. If Master Parallel Down mode is used external resistors are not necessary.

All 22 address lines are always active in Master Parallel modes with XC4000XL devices. The additional address lines behave identically to the lower order address lines. If the Address Lines option in bitgen is set to 18, it will be ignored by the XC4000XL device.

The additional address lines (A18-A21) are not available in the PC84 package.

### **Peripheral Modes**

The two Peripheral modes accept byte-wide data from a bus. A RDY/BUSY status is available as a handshake signal. In Asynchronous Peripheral mode, the internal oscillator generates a CCLK burst signal that serializes the byte-wide data. CCLK can also drive slave devices. In the synchronous mode, an externally supplied clock input to CCLK serializes the data.

### Slave Serial Mode

In Slave Serial mode, the FPGA receives serial configuration data on the rising edge of CCLK and, after loading its configuration, passes additional data out, resynchronized on the next falling edge of CCLK.

Multiple slave devices with identical configurations can be wired with parallel DIN inputs. In this way, multiple devices can be configured simultaneously.

#### Serial Daisy Chain

Multiple devices with different configurations can be connected together in a "daisy chain," and a single combined bitstream used to configure the chain of slave devices.

To configure a daisy chain of devices, wire the CCLK pins of all devices in parallel, as shown in Figure 51 on page 60. Connect the DOUT of each device to the DIN of the next. The lead or master FPGA and following slaves each passes resynchronized configuration data coming from a single source. The header data, including the length count,



### Setting CCLK Frequency

For Master modes, CCLK can be generated in either of two frequencies. In the default slow mode, the frequency ranges from 0.5 MHz to 1.25 MHz for XC4000E and XC4000EX devices and from 0.6 MHz to 1.8 MHz for XC4000XL devices. In fast CCLK mode, the frequency ranges from 4 MHz to 10 MHz for XC4000E/EX devices and from 5 MHz to 15 MHz for XC4000XL devices. The frequency is selected by an option when running the bitstream generation software. If an XC4000 Series Master is driving an XC3000- or XC2000-family slave, slow CCLK mode must be used. In addition, an XC4000XL device driving a XC4000E or XC4000EX should use slow mode. Slow mode is the default.

| Data Type          | All Other<br>Modes (D0) |
|--------------------|-------------------------|
| Fill Byte          | 1111111b                |
| Preamble Code      | 0010b                   |
| Length Count       | COUNT(23:0)             |
| Fill Bits          | 1111b                   |
| Start Field        | Ob                      |
| Data Frame         | DATA(n-1:0)             |
| CRC or Constant    | xxxx (CRC)              |
| Field Check        | or 0110b                |
| Extend Write Cycle | —                       |
| Postamble          | 0111111b                |
| Start-Up Bytes     | xxh                     |
| Legend:            | L                       |
| Not shaded         | Once per bitstream      |
| Light              | Once per data frame     |
| Dark               | Once per device         |

#### Table 19: XC4000 Series Data Stream Formats

### **Data Stream Format**


The data stream ("bitstream") format is identical for all configuration modes.

The data stream formats are shown in Table 19. Bit-serial data is read from left to right, and byte-parallel data is effectively assembled from this serial bitstream, with the first bit in each byte assigned to D0.

The configuration data stream begins with a string of eight ones, a preamble code, followed by a 24-bit length count and a separator field of ones. This header is followed by the actual configuration data in frames. The length and number of frames depends on the device type (see Table 20 and Table 21). Each frame begins with a start field and ends with an error check. A postamble code is required to signal the end of data for a single device. In all cases, additional start-up bytes of data are required to provide four clocks for the startup sequence at the end of configuration. Long daisy chains require additional startup bytes to shift the last data through the chain. All startup bytes are don't-cares; these bytes are not included in bitstreams created by the Xilinx software.

A selection of CRC or non-CRC error checking is allowed by the bitstream generation software. The non-CRC error checking tests for a designated end-of-frame field for each frame. For CRC error checking, the software calculates a running CRC and inserts a unique four-bit partial check at the end of each frame. The 11-bit CRC check of the last frame of an FPGA includes the last seven data bits.

Detection of an error results in the suspension of data loading and the pulling down of the  $\overline{\text{INIT}}$  pin. In Master modes, CCLK and address signals continue to operate externally. The user must detect  $\overline{\text{INIT}}$  and initialize a new configuration by pulsing the  $\overline{\text{PROGRAM}}$  pin Low or cycling Vcc.



F = Finished, no more configuration clocks needed Daisy-chain lead device must have latest F

Heavy lines describe default timing





### Table 22: Pin Functions During Configuration

| CONFIGURATION MODE <m2:m1:m0></m2:m1:m0> |                             |                                 |                                  |                                    |                                  |                   |  |  |
|--|-----------------------------|---------------------------------|----------------------------------|------------------------------------|----------------------------------|-------------------|--|--|
| SLAVE<br>SERIAL<br><1:1:1>               | MASTER<br>SERIAL<br><0:0:0> | SYNCH.<br>PERIPHERAL<br><0:1:1> | ASYNCH.<br>PERIPHERAL<br><1:0:1> | MASTER<br>PARALLEL DOWN<br><1:1:0> | MASTER<br>PARALLEL UP<br><1:0:0> | USER<br>OPERATION |  |  |
| M2(HIGH) (I)                             | M2(LOW) (I)                 | M2(LOW) (I)                     | M2(HIGH) (I)                     | M2(HIGH) (I)                       | M2(HIGH) (I)                     | (I)               |  |  |
| M1(HIGH) (I)                             | M1(LOW) (I)                 | M1(HIGH) (I)                    | M1(LOW) (I)                      | M1(HIGH) (I)                       | M1(LOW) (I)                      | (O)               |  |  |
| M0(HIGH) (I)                             | M0(LOW) (I)                 | M0(HIGH) (I)                    | M0(HIGH) (I)                     | M0(LOW) (I)                        | M0(LOW) (I)                      | (I)               |  |  |
| HDC (HIGH)                               | HDC (HIGH)                  | HDC (HIGH)                      | HDC (HIGH)                       | HDC (HIGH)                         | HDC (HIGH)                       | I/O               |  |  |
| LDC (LOW)                                | LDC (LOW)                   | LDC (LOW)                       | LDC (LOW)                        | LDC (LOW)                          | LDC (LOW)                        | I/O               |  |  |
|  |                             |                                 |                                  | INIT                               |                                  | I/O               |  |  |
| DONE                                     | DONE                        | DONE                            | DONE                             | DONE                               | DONE                             | DONE              |  |  |
| PROGRAM (I)                              | PROGRAM (I)                 | PROGRAM (I)                     | PROGRAM (I)                      | PROGRAM (I)                        | PROGRAM (I)                      | PROGRAM           |  |  |
| CCLK (I)                                 | CCLK (O)                    | CCLK (I)                        | CCLK (O)                         | CCLK (O)                           | CCLK (O)                         | CCLK (I)          |  |  |
|  |                             | RDY/BUSY (0)                    | RDY/BUSY (O)                     | RCLK (0)                           | RCLK (0)                         | I/O               |  |  |
|  |                             | KD1/6031 (0)                    | RS (I)                           |                                    | KOLK (O)                         | I/O               |  |  |
|  |                             |                                 | $\overline{\text{CS0}}$ (I)      |                                    |                                  | I/O               |  |  |
|  |                             |                                 |                                  |                                    |                                  | 1/0<br>1/0        |  |  |
|  |                             | DATA 7 (I)                      | DATA 7 (I)                       | DATA 7 (I)                         | DATA 7 (I)                       |                   |  |  |
|  |                             | DATA 6 (I)                      | DATA 6 (I)                       | DATA 6 (I)                         | DATA 6 (I)                       | I/O               |  |  |
|  |                             | DATA 5 (I)                      | DATA 5 (I)                       | DATA 5 (I)                         | DATA 5 (I)                       | I/O               |  |  |
|  |                             | DATA 4 (I)                      | DATA 4 (I)                       | DATA 4 (I)                         | DATA 4 (I)                       | I/O               |  |  |
|  |                             | DATA 3 (I)                      | DATA 3 (I)                       | DATA 3 (I)                         | DATA 3 (I)                       | I/O               |  |  |
|  |                             | DATA 2 (I)                      | DATA 2 (I)                       | DATA 2 (I)                         | DATA 2 (I)                       | I/O               |  |  |
|  |                             | DATA 1 (I)                      | DATA 1 (I)                       | DATA 1 (I)                         | DATA 1 (I)                       | I/O               |  |  |
| DIN (I)                                  | DIN (I)                     | DATA 0 (I)                      | DATA 0 (I)                       | DATA 0 (I)                         | DATA 0 (I)                       | I/O               |  |  |
| DOUT                                     | DOUT                        | DOUT                            | DOUT                             | DOUT                               | DOUT                             | SGCK4-GCK6-I/O    |  |  |
| TDI                                      | TDI                         | TDI                             | TDI                              | TDI                                | TDI                              | TDI-I/O           |  |  |
| TCK                                      | TCK                         | TCK                             | TCK                              | TCK                                | TCK                              | TCK-I/O           |  |  |
| TMS                                      | TMS                         | TMS                             | TMS                              | TMS                                | TMS                              | TMS-I/O           |  |  |
| TDO                                      | TDO                         | TDO                             | TDO                              | TDO                                | TDO                              | TDO-(O)           |  |  |
|  | •                           | •                               | WS (I)                           | A0                                 | A0                               | I/O               |  |  |
|  |                             |                                 | •                                | A1                                 | A1                               | PGCK4-GCK7-I/O    |  |  |
|  |                             |                                 | CS1                              | A2                                 | A2                               | I/O               |  |  |
|  |                             |                                 |                                  | A3                                 | A3                               | I/O               |  |  |
|  |                             |                                 |                                  | A4                                 | A4                               | I/O               |  |  |
|  |                             |                                 |                                  | A5                                 | A5                               | I/O               |  |  |
|  |                             |                                 |                                  | A6                                 | A6                               | I/O               |  |  |
|  |                             |                                 |                                  | A7                                 | A7                               | I/O               |  |  |
|  |                             |                                 |                                  | A8                                 | A8                               | I/O               |  |  |
|  |                             |                                 |                                  | A9                                 | A9                               | I/O               |  |  |
|  |                             |                                 |                                  | A10                                | A10                              | I/O               |  |  |
|  |                             |                                 |                                  | A11                                | A11                              | I/O               |  |  |
|  |                             |                                 |                                  | A12                                | A12                              | I/O               |  |  |
|  |                             |                                 |                                  | A13                                | A13                              | I/O               |  |  |
|  |                             |                                 |                                  | A14                                | A14                              | I/O               |  |  |
|  |                             |                                 |                                  | A15                                | A15                              | SGCK1-GCK8-I/O    |  |  |
|  |                             |                                 |                                  | A15                                | A16                              | PGCK1-GCK1-I/O    |  |  |
|  |                             |                                 |                                  | A10                                | A10                              | I/O               |  |  |
|  |                             |                                 |                                  | A17<br>A18*                        | A17<br>A18*                      | I/O               |  |  |
|  |                             |                                 |                                  | A19*                               | A18<br>A19*                      | I/O               |  |  |
|  |                             |                                 |                                  | A19<br>A20*                        | A19*<br>A20*                     | 1/0<br>1/0        |  |  |
|  |                             |                                 |                                  |                                    |                                  | 1/0<br>1/0        |  |  |
|  |                             |                                 |                                  | A21*                               | A21*                             |                   |  |  |
|  |                             |                                 |                                  |                                    |                                  | ALL OTHERS        |  |  |

### Master Serial Mode

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the FPGA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. The next data bit is put on the SPROM data output, connected to the FPGA DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.


The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal pipeline delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In the bitstream generation software, the user can specify Fast ConfigRate, which, starting several bits into the first frame, increases the CCLK frequency by a factor of eight. For actual timing values please refer to "Configuration Switching Characteristics" on page 68. Be sure that the serial PROM and slaves are fast enough to support this data rate. XC2000, XC3000/A, and XC3100A devices do not support the Fast ConfigRate option.

The SPROM CE input can be driven from either  $\overline{\text{LDC}}$  or DONE. Using  $\overline{\text{LDC}}$  avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but  $\overline{\text{LDC}}$  is then restricted to be a permanently High user output after configuration. Using DONE can also avoid contention on DIN, provided the early DONE option is invoked.

Figure 51 on page 60 shows a full master/slave system. The leftmost device is in Master Serial mode.

Master Serial mode is selected by a <000> on the mode pins (M2, M1, M0).




|      | Description | Symbol |                   | Min | Max | Units |
|------|-------------|--------|-------------------|-----|-----|-------|
| CCLK | DIN setup   | 1      | T <sub>DSCK</sub> | 20  |     | ns    |
| COLK | DIN hold    | 2      | T <sub>CKDS</sub> | 0   |     | ns    |

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. Master Serial mode timing is based on testing in slave mode.

#### Figure 53: Master Serial Mode Programming Switching Characteristics

6



X6096

|      | Description            | Symbol           | Min | Max | Units |
|------|------------------------|------------------|-----|-----|-------|
|      | INIT (High) setup time | T <sub>IC</sub>  | 5   |     | μs    |
|      | D0 - D7 setup time     | T <sub>DC</sub>  | 60  |     | ns    |
| CCLK | D0 - D7 hold time      | T <sub>CD</sub>  | 0   |     | ns    |
| COLK | CCLK High time         | Т <sub>ССН</sub> | 50  |     | ns    |
|      | CCLK Low time          | T <sub>CCL</sub> | 60  |     | ns    |
|      | CCLK Frequency         | F <sub>CC</sub>  |     | 8   | MHz   |

Notes: 1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the **first** data byte on the **second** rising edge of CCLK after INIT goes High. Subsequent data bytes are clocked in on every eighth consecutive rising edge of CCLK.

2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does not require such a response.

3. The pin name RDY/BUSY is a misnomer. In Synchronous Peripheral mode this is really an ACKNOWLEDGE signal.

4. Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore, additional CCLK pulses are clearly required after the last byte has been loaded.

#### Figure 57: Synchronous Peripheral Mode Programming Switching Characteristics




### **XC4000 Series Electrical Characteristics and Device-Specific Pinout Table**

For the latest Electrical Characteristics and package/pinout information for each XC4000 Family, see the Xilinx web site at

http://www.xilinx.com/xlnx/xweb/xil\_publications\_index.jsp

### **Ordering Information**



X9020

### **Revision Control**

| Version       | Description  |
|---------------|--|
| 3/30/98 (1.5) | Updated XC4000XL timing and added XC4002XL   |
| 1/29/99 (1.5) | Updated pin diagrams   |
|               | Replaced Electrical Specification and pinout pages for E, EX, and XL families with separate updates and added URL link for electrical specifications/pinouts for Web users |