



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 1024   |
| Number of Logic Elements/Cells | 2432   |
| Total RAM Bits                 | 32768  |
| Number of I/O                  | 256  |
| Number of Gates                | 28000  |
| Voltage - Supply               | 3V ~ 3.6V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 352-LBGA Exposed Pad, Metal                                  |
| Supplier Device Package        | 352-MBGA (35x35)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc4028xl-2bg352i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1: XC4000E and XC4000X Series Field Programmable Gate Arrays

|             |       | Max Logic | Max. RAM   | Typical          |         |       | Number     |          |
|-------------|-------|-----------|------------|------------------|---------|-------|------------|----------|
|             | Logic | Gates     | Bits       | Gate Range       | CLB     | Total | of         | Max.     |
| Device      | Cells | (No RAM)  | (No Logic) | (Logic and RAM)* | Matrix  | CLBs  | Flip-Flops | User I/O |
| XC4002XL    | 152   | 1,600     | 2,048      | 1,000 - 3,000    | 8 x 8   | 64    | 256        | 64       |
| XC4003E     | 238   | 3,000     | 3,200      | 2,000 - 5,000    | 10 x 10 | 100   | 360        | 80       |
| XC4005E/XL  | 466   | 5,000     | 6,272      | 3,000 - 9,000    | 14 x 14 | 196   | 616        | 112      |
| XC4006E     | 608   | 6,000     | 8,192      | 4,000 - 12,000   | 16 x 16 | 256   | 768        | 128      |
| XC4008E     | 770   | 8,000     | 10,368     | 6,000 - 15,000   | 18 x 18 | 324   | 936        | 144      |
| XC4010E/XL  | 950   | 10,000    | 12,800     | 7,000 - 20,000   | 20 x 20 | 400   | 1,120      | 160      |
| XC4013E/XL  | 1368  | 13,000    | 18,432     | 10,000 - 30,000  | 24 x 24 | 576   | 1,536      | 192      |
| XC4020E/XL  | 1862  | 20,000    | 25,088     | 13,000 - 40,000  | 28 x 28 | 784   | 2,016      | 224      |
| XC4025E     | 2432  | 25,000    | 32,768     | 15,000 - 45,000  | 32 x 32 | 1,024 | 2,560      | 256      |
| XC4028EX/XL | 2432  | 28,000    | 32,768     | 18,000 - 50,000  | 32 x 32 | 1,024 | 2,560      | 256      |
| XC4036EX/XL | 3078  | 36,000    | 41,472     | 22,000 - 65,000  | 36 x 36 | 1,296 | 3,168      | 288      |
| XC4044XL    | 3800  | 44,000    | 51,200     | 27,000 - 80,000  | 40 x 40 | 1,600 | 3,840      | 320      |
| XC4052XL    | 4598  | 52,000    | 61,952     | 33,000 - 100,000 | 44 x 44 | 1,936 | 4,576      | 352      |
| XC4062XL    | 5472  | 62,000    | 73,728     | 40,000 - 130,000 | 48 x 48 | 2,304 | 5,376      | 384      |
| XC4085XL    | 7448  | 85,000    | 100,352    | 55,000 - 180,000 | 56 x 56 | 3,136 | 7,168      | 448      |

<sup>\*</sup> Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

**Note:** All functionality in low-voltage families is the same as in the corresponding 5-Volt family, except where numerical references are made to timing or power.

# Description

XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal memory cells. The FPGA can either actively read its configuration data from an external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA from an external device (slave and peripheral modes).

XC4000 Series FPGAs are supported by powerful and sophisticated software, covering every aspect of design from schematic or behavioral entry, floor planning, simulation, automatic block placement and routing of interconnects, to the creation, downloading, and readback of the configuration bit stream.

Because Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 5,000 systems per month.

#### Taking Advantage of Re-configuration

FPGA devices can be re-configured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be re-configured dynamically to perform different functions at different times.

Re-configurable logic can be used to implement system self-diagnostics, create systems capable of being re-configured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using re-configurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.



tions of the CLB, with the exception of the redefinition of the control signals. In 16x2 and 16x1 modes, the H' function generator can be used to implement Boolean functions of F', G', and D1, and the D flip-flops can latch the F', G', H', or D0 signals.

#### Single-Port Edge-Triggered Mode

Edge-triggered (synchronous) RAM simplifies timing requirements. XC4000 Series edge-triggered RAM timing operates like writing to a data register. Data and address are presented. The register is enabled for writing by a logic High on the write enable input, WE. Then a rising or falling clock edge loads the data into the register, as shown in Figure 3.



Figure 3: Edge-Triggered RAM Write Timing

Complex timing relationships between address, data, and write enable signals are not required, and the external write enable pulse becomes a simple clock enable. The active edge of WCLK latches the address, input data, and WE sig-

nals. An internal write pulse is generated that performs the write. See Figure 4 and Figure 5 for block diagrams of a CLB configured as 16x2 and 32x1 edge-triggered, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port, edge-triggered mode are shown in Table 5.

The Write Clock input (WCLK) can be configured as active on either the rising edge (default) or the falling edge. It uses the same CLB pin (K) used to clock the CLB flip-flops, but it can be independently inverted. Consequently, the RAM output can optionally be registered within the same CLB either by the same clock edge as the RAM, or by the opposite edge of this clock. The sense of WCLK applies to both function generators in the CLB when both are configured as RAM.

The WE pin is active-High and is not invertible within the CLB.

**Note:** The pulse following the active edge of WCLK ( $T_{WPS}$  in Figure 3) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

Table 5: Single-Port Edge-Triggered RAM Signals

| RAM Signal | CLB Pin          | Function        |  |  |
|------------|------------------|-----------------|--|--|
| D          | D0 or D1 (16x2,  | Data In         |  |  |
|            | 16x1), D0 (32x1) |                 |  |  |
| A[3:0]     | F1-F4 or G1-G4   | Address         |  |  |
| A[4]       | D1 (32x1)        | Address         |  |  |
| WE         | WE               | Write Enable    |  |  |
| WCLK       | K                | Clock           |  |  |
| SPO        | F' or G'         | Single Port Out |  |  |
| (Data Out) |                  | (Data Out)      |  |  |



#### **Dual-Port Edge-Triggered Mode**

In dual-port mode, both the F and G function generators are used to create a single 16x1 RAM array with one write port and two read ports. The resulting RAM array can be read and written simultaneously at two independent addresses. Simultaneous read and write operations at the same address are also supported.

Dual-port mode always has edge-triggered write timing, as shown in Figure 3.

Figure 6 shows a simple model of an XC4000 Series CLB configured as dual-port RAM. One address port, labeled A[3:0], supplies both the read and write address for the F function generator. This function generator behaves the same as a 16x1 single-port edge-triggered RAM array. The RAM output, Single Port Out (SPO), appears at the F function generator output. SPO, therefore, reflects the data at address A[3:0].

The other address port, labeled DPRA[3:0] for Dual Port Read Address, supplies the read address for the G function generator. The write address for the G function generator, however, comes from the address A[3:0]. The output from this 16x1 RAM array, Dual Port Out (DPO), appears at the G function generator output. DPO, therefore, reflects the data at address DPRA[3:0].

Therefore, by using A[3:0] for the write address and DPRA[3:0] for the read address, and reading only the DPO output, a FIFO that can read and write simultaneously is easily generated. Simultaneous access doubles the effective throughput of the FIFO.

The relationships between CLB pins and RAM inputs and outputs for dual-port, edge-triggered mode are shown in Table 6. See Figure 7 on page 16 for a block diagram of a CLB configured in this mode.



Figure 6: XC4000 Series Dual-Port RAM, Simple Model

Table 6: Dual-Port Edge-Triggered RAM Signals

| RAM Signal | CLB Pin | Function                  |
|------------|---------|---------------------------|
| D          | D0      | Data In                   |
| A[3:0]     | F1-F4   | Read Address for F,       |
|            |         | Write Address for F and G |
| DPRA[3:0]  | G1-G4   | Read Address for G        |
| WE         | WE      | Write Enable              |
| WCLK       | K       | Clock                     |
| SPO        | F'      | Single Port Out           |
|            |         | (addressed by A[3:0])     |
| DPO        | G'      | Dual Port Out             |
|            |         | (addressed by DPRA[3:0])  |

**Note:** The pulse following the active edge of WCLK ( $T_{WPS}$  in Figure 3) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

#### Single-Port Level-Sensitive Timing Mode

**Note:** Edge-triggered mode is recommended for all new designs. Level-sensitive mode, also called asynchronous mode, is still supported for XC4000 Series backward-compatibility with the XC4000 family.

Level-sensitive RAM timing is simple in concept but can be complicated in execution. Data and address signals are presented, then a positive pulse on the write enable pin (WE) performs a write into the RAM at the designated address. As indicated by the "level-sensitive" label, this RAM acts like a latch. During the WE High pulse, changing the data lines results in new data written to the old address. Changing the address lines while WE is High results in spurious data written to the new address—and possibly at other addresses as well, as the address lines inevitably do not all change simultaneously.

The user must generate a carefully timed WE signal. The delay on the WE signal and the address lines must be carefully verified to ensure that WE does not become active until after the address lines have settled, and that WE goes inactive before the address lines change again. The data must be stable before and after the falling edge of WE.

In practical terms, WE is usually generated by a 2X clock. If a 2X clock is not available, the falling edge of the system clock can be used. However, there are inherent risks in this approach, since the WE pulse must be guaranteed inactive before the next rising edge of the system clock. Several older application notes are available from Xilinx that discuss the design of level-sensitive RAMs.

However, the edge-triggered RAM available in the XC4000 Series is superior to level-sensitive RAM for almost every application.





Figure 9: 16x2 (or 16x1) Level-Sensitive Single-Port RAM



Figure 10: 32x1 Level-Sensitive Single-Port RAM (F and G addresses are identical)



Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)

Supported destinations for XC4000 Series device outputs are shown in Table 12.

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See Figure 18.)

Table 12: Supported Destinations for XC4000 Series Outputs

|                                  | XC4000 Series<br>Outputs |             |                   |  |  |  |
|----------------------------------|--------------------------|-------------|-------------------|--|--|--|
| Destination                      | 3.3 V,<br>CMOS           | 5 V,<br>TTL | 5 V,<br>CMOS      |  |  |  |
| Any typical device, Vcc = 3.3 V, | <b>V</b>                 | <b>V</b>    | some <sup>1</sup> |  |  |  |
| CMOS-threshold inputs            |                          |             |                   |  |  |  |
| Any device, Vcc = 5 V,           | V                        |             | √                 |  |  |  |
| TTL-threshold inputs             |                          |             |                   |  |  |  |
| Any device, Vcc = 5 V,           | Unre                     | √           |                   |  |  |  |
| CMOS-threshold inputs            | Da                       |             |                   |  |  |  |

1. Only if destination device has 5-V tolerant inputs



Figure 18: Open-Drain Output

#### **Output Slew Rate**

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal

Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.

XC4000 Series devices have a feature called "Soft Start-up," designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

#### **Global Three-State**

A separate Global 3-State line (not shown in Figure 15 or Figure 16) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See Figure 2 on page 11 for details.

Alternatively, GTS can be driven from any internal node.



# Output Multiplexer/2-Input Function Generator (XC4000X only)

As shown in Figure 16 on page 21, the output path in the XC4000X IOB contains an additional multiplexer not available in the XC4000E IOB. The multiplexer can also be configured as a 2-input function generator, implementing a pass-gate, AND-gate, OR-gate, or XOR-gate, with 0, 1, or 2 inverted inputs. The logic used to implement these functions is shown in the upper gray area of Figure 16.

When configured as a multiplexer, this feature allows two output signals to time-share the same output pad; effectively doubling the number of device outputs without requiring a larger, more expensive package.

When the MUX is configured as a 2-input function generator, logic can be implemented within the IOB itself. Combined with a Global Early buffer, this arrangement allows very high-speed gating of a single signal. For example, a wide decoder can be implemented in CLBs, and its output gated with a Read or Write Strobe Driven by a BUFGE buffer, as shown in Figure 19. The critical-path pin-to-pin delay of this circuit is less than 6 nanoseconds.

As shown in Figure 16, the IOB input pins Out, Output Clock, and Clock Enable have different delays and different flexibilities regarding polarity. Additionally, Output Clock sources are more limited than the other inputs. Therefore, the Xilinx software does not move logic into the IOB function generators unless explicitly directed to do so.

The user can specify that the IOB function generator be used, by placing special library symbols beginning with the letter "O." For example, a 2-input AND-gate in the IOB function generator is called OAND2. Use the symbol input pin labelled "F" for the signal on the critical path. This signal is placed on the OK pin — the IOB input with the shortest delay to the function generator. Two examples are shown in Figure 20.



Figure 19: Fast Pin-to-Pin Path in XC4000X



Figure 20: AND & MUX Symbols in XC4000X IOB

### Other IOB Options

There are a number of other programmable options in the XC4000 Series IOB.

# Pull-up and Pull-down Resistors

Programmable pull-up and pull-down resistors are useful for tying unused pins to Vcc or Ground to minimize power consumption and reduce noise sensitivity. The configurable pull-up resistor is a p-channel transistor that pulls to Vcc. The configurable pull-down resistor is an n-channel transistor that pulls to Ground.

The value of these resistors is 50 k $\Omega$  – 100 k $\Omega$ . This high value makes them unsuitable as wired-AND pull-up resistors.

The pull-up resistors for most user-programmable IOBs are active during the configuration process. See Table 22 on page 58 for a list of pins with pull-ups active before and during configuration.

After configuration, voltage levels of unused pads, bonded or un-bonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULLDOWN library component to the net attached to the pad.

#### Independent Clocks

Separate clock signals are provided for the input and output flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent, except that in the XC4000X, the Fast Capture latch shares an IOB input with the output clock pin.

# Early Clock for IOBs (XC4000X only)

Special early clocks are available for IOBs. These clocks are sourced by the same sources as the Global Low-Skew buffers, but are separately buffered. They have fewer loads and therefore less delay. The early clock can drive either the IOB output clock or the IOB input clock, or both. The early clock allows fast capture of input data, and fast clock-to-output on output data. The Global Early buffers that drive these clocks are described in "Global Nets and Buffers (XC4000X only)" on page 37.

#### **Global Set/Reset**

As with the CLB registers, the Global Set/Reset signal (GSR) can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set



circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Each XC4000E longline has a programmable splitter switch at its center, as does each XC4000X longline driven by TBUFs. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Each XC4000X longline not driven by TBUFs has a buffered programmable splitter switch at the 1/4, 1/2, and 3/4 points of the array. Due to the buffering, XC4000X longline performance does not deteriorate with the larger array sizes. If the longline is split, the resulting partial longlines are independent.

Routing connectivity of the longlines is shown in Figure 27 on page 30.

# Direct Interconnect (XC4000X only)

The XC4000X offers two direct, efficient and fast connections between adjacent CLBs. These nets facilitate a data flow from the left to the right side of the device, or from the top to the bottom, as shown in Figure 30. Signals routed on the direct interconnect exhibit minimum interconnect propagation delay and use no general routing resources.

The direct interconnect is also present between CLBs and adjacent IOBs. Each IOB on the left and top device edges has a direct path to the nearest CLB. Each CLB on the right and bottom edges of the array has a direct path to the nearest two IOBs, since there are two IOBs for each row or column of CLBs.

The place and route software uses direct interconnect whenever possible, to maximize routing resources and minimize interconnect delays.



Figure 30: XC4000X Direct Interconnect

# I/O Routing

XC4000 Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines spanning two CLBs (four IOBs), and four longlines. Global lines and Wide Edge Decoder lines are provided. XC4000X devices also include eight octal lines.

A high-level diagram of the VersaRing is shown in Figure 31. The shaded arrows represent routing present only in XC4000X devices.

Figure 33 on page 34 is a detailed diagram of the XC4000E and XC4000X VersaRing. The area shown includes two IOBs. There are two IOBs per CLB row or column, therefore this diagram corresponds to the CLB routing diagram shown in Figure 27 on page 30. The shaded areas represent routing and routing connections present only in XC4000X devices.

# Octal I/O Routing (XC4000X only)

Between the XC4000X CLB array and the pad ring, eight interconnect tracks provide for versatility in pin assignment and fixed pinout flexibility. (See Figure 32 on page 33.)

These routing tracks are called octals, because they can be broken every eight CLBs (sixteen IOBs) by a programmable buffer that also functions as a splitter switch. The buffers are staggered, so each line goes through a buffer at every eighth CLB location around the device edge.

The octal lines bend around the corners of the device. The lines cross at the corners in such a way that the segment most recently buffered before the turn has the farthest distance to travel before the next buffer, as shown in Figure 32.

6-32 May 14, 1999 (Version 1.6)





Figure 33: Detail of Programmable Interconnect Associated with XC4000 Series IOB (Left Edge)





Figure 34: XC4000E Global Net Distribution



Figure 35: XC4000X Global Net Distribution

6-36 May 14, 1999 (Version 1.6)



# Global Nets and Buffers (XC4000X only)

Eight vertical longlines in each CLB column are driven by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The global lines are broken in the center of the array, to allow faster distribution and to minimize skew across the whole array. Each half-column global line has its own buffered multiplexer, as shown in Figure 35. The top and bottom global lines cannot be connected across the center of the device, as this connection might introduce unacceptable skew. The top and bottom halves of the global lines must be separately driven — although they can be driven by the same global buffer.

The eight global lines in each CLB column can be driven by either of two types of global buffers. They can also be driven by internal logic, because they can be accessed by single, double, and quad lines at the top, bottom, half, and quarter points. Consequently, the number of different clocks that can be used simultaneously in an XC4000X device is very large.

There are four global lines feeding the IOBs at the left edge of the device. IOBs along the right edge have eight global lines. There is a single global line along the top and bottom edges with access to the IOBs. All IOB global lines are broken at the center. They cannot be connected across the center of the device, as this connection might introduce unacceptable skew.

IOB global lines can be driven from two types of global buffers, or from local interconnect. Alternatively, top and bottom IOBs can be clocked from the global lines in the adjacent CLB column.

Two different types of clock buffers are available in the XC4000X:

- Global Low-Skew Buffers (BUFGLS)
- Global Early Buffers (BUFGE)

Global Low-Skew Buffers are the standard clock buffers. They should be used for most internal clocking, whenever a large portion of the device must be driven.

Global Early Buffers are designed to provide a faster clock access, but CLB access is limited to one-fourth of the device. They also facilitate a faster I/O interface.

Figure 35 is a conceptual diagram of the global net structure in the XC4000X.

Global Early buffers and Global Low-Skew buffers share a single pad. Therefore, the same IPAD symbol can drive one buffer of each type, in parallel. This configuration is particularly useful when using the Fast Capture latches, as described in "IOB Input Signals" on page 20. Paired Global

Early and Global Low-Skew buffers share a common input; they cannot be driven by two different signals.

#### Choosing an XC4000X Clock Buffer

The clocking structure of the XC4000X provides a large variety of features. However, it can be simple to use, without understanding all the details. The software automatically handles clocks, along with all other routing, when the appropriate clock buffer is placed in the design. In fact, if a buffer symbol called BUFG is placed, rather than a specific type of buffer, the software even chooses the buffer most appropriate for the design. The detailed information in this section is provided for those users who want a finer level of control over their designs.

If fine control is desired, use the following summary and Table 15 on page 35 to choose an appropriate clock buffer.

- The simplest thing to do is to use a Global Low-Skew buffer.
- If a faster clock path is needed, try a BUFG. The software will first try to use a Global Low-Skew Buffer. If timing requirements are not met, a faster buffer will automatically be used.
- If a single quadrant of the chip is sufficient for the clocked logic, and the timing requires a faster clock than the Global Low-Skew buffer, use a Global Early buffer.

#### **Global Low-Skew Buffers**

Each corner of the XC4000X device has two Global Low-Skew buffers. Any of the eight Global Low-Skew buffers can drive any of the eight vertical Global lines in a column of CLBs. In addition, any of the buffers can drive any of the four vertical lines accessing the IOBs on the left edge of the device, and any of the eight vertical lines accessing the IOBs on the right edge of the device. (See Figure 36 on page 38.)

IOBs at the top and bottom edges of the device are accessed through the vertical Global lines in the CLB array, as in the XC4000E. Any Global Low-Skew buffer can, therefore, access every IOB and CLB in the device.

The Global Low-Skew buffers can be driven by either semi-dedicated pads or internal logic.

To use a Global Low-Skew buffer, instantiate a BUFGLS element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGLS be placed in one of the two Global Low-Skew buffers on the top edge of the device, or a LOC=TR to indicate the Global Low-Skew buffer on the top edge of the device, on the right.



used), and if RAM is present, the RAM content must be unchanged.

Statistically, one error out of 2048 might go undetected.

# **Configuration Sequence**

There are four major steps in the XC4000 Series power-up configuration sequence.

- Configuration Memory Clear
- Initialization
- Configuration
- Start-Up

The full process is illustrated in Figure 46.

# Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When Vcc reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms, and up to 10% longer in the low-voltage devices. The delay is four times as long when in Master Modes (M0 Low), to allow ample time for all slaves to reach a stable Vcc. When all  $\overline{\text{INIT}}$  pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when re-configuring an FPGA by pulsing the  $\overline{\text{PROGRAM}}$  pin



Figure 45: Circuit for Generating CRC-16



Figure 46: Power-up Configuration Sequence

# Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 47, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK\_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK\_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bitstream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

#### Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks

received since  $\overline{\text{INIT}}$  went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 48. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK SYNC or UCLK SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK\_NOSYNC or UCLK\_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

#### **Start-up from CCLK**

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 47 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.





Figure 47: Start-up Timing





Figure 48: Start-up Logic

# Readback

The user can read back the content of configuration memory and the level of certain internal nodes without interfering with the normal operation of the device.

Readback not only reports the downloaded configuration bits, but can also include the present state of the device, represented by the content of all flip-flops and latches in CLBs and IOBs, as well as the content of function generators used as RAMs.

Note that in XC4000 Series devices, configuration data is *not* inverted with respect to configuration as it is in XC2000 and XC3000 families.

XC4000 Series Readback does not use any dedicated pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA, RDBK.RIP and RDBK.CLK) that can be routed to any IOB. To access the internal Readback signals, place the READ-

BACK library symbol and attach the appropriate pad symbols, as shown in Figure 49.

After Readback has been initiated by a High level on RDBK.TRIG after configuration, the RDBK.RIP (Read In Progress) output goes High on the next rising edge of RDBK.CLK. Subsequent rising edges of this clock shift out Readback data on the RDBK.DATA net.

Readback data does not include the preamble, but starts with five dummy bits (all High) followed by the Start bit (Low) of the first frame. The first two data bits of the first frame are always High.

Each frame ends with four error check bits. They are read back as High. The last seven bits of the last frame are also read back as High. An additional Start bit (Low) and an 11-bit Cyclic Redundancy Check (CRC) signature follow, before RDBK.RIP returns Low.

Figure 49: Readback Schematic Example

# **Readback Options**

Readback options are: Read Capture, Read Abort, and Clock Select. They are set with the bitstream generation software.

# Read Capture

When the Read Capture option is selected, the readback data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flip-flops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted.

When the Read Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations.

If the RAM capability of the CLBs is used, RAM data are available in readback, since they directly overwrite the F and G function-table configuration of the CLB.

RDBK.TRIG is located in the lower-left corner of the device, as shown in Figure 50.

#### Read Abort

When the Read Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the readback operation and prepares the logic to accept another trigger.

After an aborted readback, additional clocks (up to one readback clock per configuration frame) may be required to re-initialize the control logic. The status of readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

#### Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If readback must be inhibited for security reasons, the readback control nets are simply not connected.

RDBK.CLK is located in the lower right chip corner, as shown in Figure 50.



Figure 50: READBACK Symbol in Graphical Editor

# Violating the Maximum High and Low Time Specification for the Readback Clock

The readback clock has a maximum High and Low time specification. In some cases, this specification cannot be met. For example, if a processor is controlling readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in Table 19, Table 20 and Table 21.

#### Readback with the XChecker Cable

The XChecker Universal Download/Readback Cable and Logic Probe uses the readback feature for bitstream verification. It can also display selected internal signals on the PC or workstation screen, functioning as a low-cost in-circuit emulator.



**Table 23: Pin Functions During Configuration** 

| <1:1:1> <0:0:0> <0:1:1> |             | ASYNCH. PERIPHERAL <1:0:1> | MASTER<br>PARALLEL DOWN<br><1:1:0> | MASTER<br>PARALLEL UP<br><1:0:0> | USER<br>OPERATION |                |
|-------------------------|-------------|----------------------------|------------------------------------|----------------------------------|-------------------|----------------|
| M2(HIGH) (I)            | M2(LOW) (I) | M2(LOW) (I)                | M2(HIGH) (I)                       | M2(HIGH) (I)                     | M2(HIGH) (I)      | (I)            |
| M1(HIGH) (I)            | M1(LOW) (I) | M1(HIGH) (I)               | M1(LOW) (I)                        | M1(HIGH) (I)                     | M1(LOW) (I)       | (O)            |
| M0(HIGH) (I)            | M0(LOW) (I) | M0(HIGH) (I)               | M0(HIGH) (I)                       | M0(LOW) (I)                      | M0(LOW) (I)       | (I)            |
| HDC (HIGH)              | HDC (HIGH)  | HDC (HIGH)                 | HDC (HIGH)                         | HDC (HIGH)                       | HDC (HIGH)        | I/O            |
| LDC (LOW)               | LDC (LOW)   | LDC (LOW)                  | LDC (LOW)                          | LDC (LOW)                        | LDC (LOW)         | I/O            |
| ĪNIT                    | ĪNIT        | ĪNĪT                       | ĪNIT                               | ĪNIT                             | ĪNIT              | I/O            |
| DONE                    | DONE        | DONE                       | DONE                               | DONE                             | DONE              | DONE           |
| PROGRAM (I)             | PROGRAM (I) | PROGRAM (I)                | PROGRAM (I)                        | PROGRAM (I)                      | PROGRAM (I)       | PROGRAM        |
| CCLK (I)                | CCLK (O)    | CCLK (I)                   | CCLK (O)                           | CCLK (O)                         | CCLK (O)          | CCLK (I)       |
|                         |             | RDY/BUSY (O)               | RDY/BUSY (O)                       | RCLK (O)                         | RCLK (O)          | I/O            |
|                         |             |                            | RS (I)                             |                                  |                   | I/O            |
|                         |             |                            | CSO (I)                            |                                  |                   | I/O            |
|                         |             | DATA 7 (I)                 | DATA 7 (I)                         | DATA 7 (I)                       | DATA 7 (I)        | I/O            |
|                         |             | DATA 6 (I)                 | DATA 6 (I)                         | DATA 6 (I)                       | DATA 6 (I)        | I/O            |
|                         |             | DATA 5 (I)                 | DATA 5 (I)                         | DATA 5 (I)                       | DATA 5 (I)        | I/O            |
|                         |             | DATA 4 (I)                 | DATA 4 (I)                         | DATA 4 (I)                       | DATA 4 (I)        | I/O            |
|                         |             | DATA 3 (I)                 | DATA 3 (I)                         | DATA 3 (I)                       | DATA 3 (I)        | I/O            |
|                         |             | DATA 2 (I)                 | DATA 2 (I)                         | DATA 2 (I)                       | DATA 2 (I)        | I/O            |
|                         |             | DATA 1 (I)                 | DATA 1 (I)                         | DATA 1 (I)                       | DATA 1 (I)        | I/O            |
| DIN (I)                 | DIN (I)     | DATA 0 (I)                 | DATA 0 (I)                         | DATA 0 (I)                       | DATA 0 (I)        | I/O            |
| DOUT                    | DOUT        | DOUT                       | DOUT                               | DOUT                             | DOUT              | SGCK4-GCK6-I/O |
| TDI                     | TDI         | TDI                        | TDI                                | TDI                              | TDI               | TDI-I/O        |
| TCK                     | TCK         | TCK                        | TCK                                | TCK                              | TCK               | TCK-I/O        |
| TMS                     | TMS         | TMS                        | TMS                                | TMS                              | TMS               | TMS-I/O        |
| TDO                     | TDO         | TDO                        | TDO                                | TDO                              | TDO               | TDO-(O)        |
|                         |             |                            | WS (I)                             | A0                               | A0                | I/O            |
|                         |             |                            |                                    | A1                               | A1                | PGCK4-GCK7-I/O |
|                         |             |                            | CS1                                | A2                               | A2                | I/O            |
|                         |             |                            |                                    | A3                               | A3                | I/O            |
|                         |             |                            |                                    | A4                               | A4                | I/O            |
|                         |             |                            |                                    | A5                               | A5                | I/O            |
|                         |             |                            |                                    | A6                               | A6                | I/O            |
|                         |             |                            |                                    | A7                               | A7                | I/O            |
|                         |             |                            |                                    | A8                               | A8                | I/O            |
|                         |             |                            |                                    | A9                               | A9                | I/O            |
|                         |             |                            |                                    | A10                              | A10               | I/O            |
|                         |             |                            |                                    | A11                              | A11               | I/O            |
|                         |             |                            |                                    | A12                              | A12               | I/O            |
|                         |             |                            |                                    | A13                              | A13               | I/O            |
|                         |             |                            |                                    | A14                              | A14               | I/O            |
|                         |             |                            |                                    | A15                              | A15               | SGCK1-GCK8-I/O |
|                         |             |                            |                                    | A16                              | A16               | PGCK1-GCK1-I/O |
|                         |             |                            |                                    | A17                              | A17               | I/O            |
|                         |             |                            |                                    | A18*                             | A18*              | I/O            |
|                         |             |                            |                                    | A19*                             | A19*              | I/O            |
|                         |             |                            |                                    | A20*                             | A20*              | I/O            |
|                         |             |                            |                                    | A21*                             | A21*              | I/O            |
|                         |             |                            |                                    |                                  |                   | ALL OTHERS     |

<sup>\*</sup> XC4000X only

Notes 1. A shaded table cell represents a 50 k $\Omega$  - 100 k $\Omega$  pull-up before and during configuration.

 <sup>(</sup>I) represents an input; (O) represents an output.
 INIT is an open-drain output during configuration.



# **Configuration Timing**

The seven configuration modes are discussed in detail in this section. Timing specifications are included.

#### **Slave Serial Mode**

In Slave Serial mode, an external signal drives the CCLK input of the FPGA. The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin.

There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

Figure 51 shows a full master/slave system. An XC4000 Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a <111> on the mode pins (M2, M1, M0). Slave Serial is the default mode if the mode pins are left unconnected, as they have weak pull-up resistors during configuration.



Figure 51: Master/Slave Serial Mode Circuit Diagram



|      | Description |   | Symbol           | Min | Max | Units |
|------|-------------|---|------------------|-----|-----|-------|
|      | DIN setup   | 1 | T <sub>DCC</sub> | 20  |     | ns    |
|      | DIN hold    | 2 | T <sub>CCD</sub> | 0   |     | ns    |
| CCLK | DIN to DOUT | 3 | T <sub>CCO</sub> |     | 30  | ns    |
| CCLK | High time   | 4 | T <sub>CCH</sub> | 45  |     | ns    |
|      | Low time    | 5 | T <sub>CCL</sub> | 45  |     | ns    |
|      | Frequency   |   | F <sub>CC</sub>  |     | 10  | MHz   |

Note: Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

Figure 52: Slave Serial Mode Programming Switching Characteristics



#### Master Serial Mode

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the FPGA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. The next data bit is put on the SPROM data output, connected to the FPGA DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal pipeline delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In the bitstream generation software, the user can specify Fast ConfigRate, which, starting several bits into the first frame, increases the CCLK frequency by a factor of eight.

For actual timing values please refer to "Configuration Switching Characteristics" on page 68. Be sure that the serial PROM and slaves are fast enough to support this data rate. XC2000, XC3000/A, and XC3100A devices do not support the Fast ConfigRate option.

The SPROM CE input can be driven from either LDC or DONE. Using LDC avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but LDC is then restricted to be a permanently High user output after configuration. Using DONE can also avoid contention on DIN, provided the early DONE option is invoked.

Figure 51 on page 60 shows a full master/slave system. The leftmost device is in Master Serial mode.

Master Serial mode is selected by a <000> on the mode pins (M2, M1, M0).



|       | Description |   | Symbol            | Min | Max | Units |
|-------|-------------|---|-------------------|-----|-----|-------|
| CCLK  | DIN setup   | 1 | T <sub>DSCK</sub> | 20  |     | ns    |
| COLIN | DIN hold    | 2 | T <sub>CKDS</sub> | 0   |     | ns    |

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. Master Serial mode timing is based on testing in slave mode.

Figure 53: Master Serial Mode Programming Switching Characteristics



# **Asynchronous Peripheral Mode**

#### Write to FPGA

Asynchronous Peripheral mode uses the trailing edge of the logic AND condition of  $\overline{WS}$  and  $\overline{CS0}$  being Low and  $\overline{RS}$  and CS1 being High to accept byte-wide data from a microprocessor bus. In the lead FPGA, this data is loaded into a double-buffered UART-like parallel-to-serial converter and is serially shifted into the internal logic.

The lead FPGA presents the preamble data (and all data that overflows the lead device) on its DOUT pin. The RDY/BUSY output from the lead FPGA acts as a handshake signal to the microprocessor. RDY/BUSY goes Low when a byte has been received, and goes High again when the byte-wide input buffer has transferred its information into the shift register, and the buffer is ready to receive new data. A new write may be started immediately, as soon as the RDY/BUSY output has gone Low, acknowledging receipt of the previous data. Write may not be terminated until RDY/BUSY is High again for one CCLK period. Note that RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.

The length of the  $\overline{\text{BUSY}}$  signal depends on the activity in the UART. If the shift register was empty when the new byte was received, the  $\overline{\text{BUSY}}$  signal lasts for only two CCLK periods. If the shift register was still full when the new byte was received, the  $\overline{\text{BUSY}}$  signal can be as long as nine CCLK periods.

Note that after the last byte has been entered, only seven of its bits are shifted out. CCLK remains High with DOUT equal to bit 6 (the next-to-last bit) of the last byte entered.

The READY/BUSY handshake can be ignored if the delay from any one Write to the end of the next Write is guaranteed to be longer than 10 CCLK periods.

#### Status Read

The logic AND condition of the  $\overline{CSO}$ , CS1and  $\overline{RS}$  inputs puts the device status on the Data bus.

- D7 High indicates Ready
- D7 Low indicates Busy
- D0 through D6 go unconditionally High

It is mandatory that the whole start-up sequence be started and completed by one byte-wide input. Otherwise, the pins used as Write Strobe or Chip Enable might become active outputs and interfere with the final byte transfer. If this transfer does not occur, the start-up sequence is not completed all the way to the finish (point F in Figure 47 on page 53).

In this case, at worst, the internal reset is not released. At best, Readback and Boundary Scan are inhibited. The length-count value, as generated by the XACT*step* software, ensures that these problems never occur.

Although RDY/ $\overline{\text{BUSY}}$  is brought out as a separate signal, microprocessors can more easily read this information on one of the data lines. For this purpose, D7 represents the RDY/ $\overline{\text{BUSY}}$  status when  $\overline{\text{RS}}$  is Low,  $\overline{\text{WS}}$  is High, and the two chip select lines are both active.

Asynchronous Peripheral mode is selected by a <101> on the mode pins (M2, M1, M0).



Figure 58: Asynchronous Peripheral Mode Circuit Diagram

# Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



Table 25: Component Availability Chart for XC4000E FPGAs

| Р         | PINS | 84             | 100            | 100            | 120           | 144            | 156           | 160            | 191           | 208               | 208            | 223           | 225           | 240               | 240            | 299           | 304              |
|-----------|------|----------------|----------------|----------------|---------------|----------------|---------------|----------------|---------------|-------------------|----------------|---------------|---------------|-------------------|----------------|---------------|------------------|
| יד        | YPE  | Plast.<br>PLCC | Plast.<br>PQFP | Plast.<br>VQFP | Ceram.<br>PGA | Plast.<br>TQFP | Ceram.<br>PGA | Plast.<br>PQFP | Ceram.<br>PGA | High-Perf.<br>QFP | Plast.<br>PQFP | Ceram.<br>PGA | Plast.<br>BGA | High-Perf.<br>QFP | Plast.<br>PQFP | Ceram.<br>PGA | High-Perf.<br>QF |
| CC        | DDE  | PC84           | PQ100          | VQ100          | PG120         | TQ144          | PG156         | PQ160          | PG191         | HQ208             | PQ208          | PG223         | BG225         | HQ240             | PQ240          | PG299         | HQ304 High-Perf. |
|           | -4   | CI             | CI             | CI             | CI            |                |               |                |               |                   |                |               |               |                   |                |               |                  |
| XC4003E   | -3   | СІ             | СІ             | СІ             | СІ            |                |               |                |               |                   |                |               |               |                   |                |               |                  |
| AC4003E   | -2   | СІ             | СІ             | СІ             | CI            |                |               |                |               |                   |                |               |               |                   |                |               |                  |
|           | -1   | С              | С              | С              | С             |                |               |                |               |                   |                |               |               |                   |                |               |                  |
|           | -4   | СІ             | CI             |                |               | СІ             | СІ            | CI             |               |                   | CI             |               |               |                   |                |               |                  |
| XC4005E   | -3   | СІ             | СІ             |                |               | СІ             | СІ            | СІ             |               |                   | СІ             |               |               |                   |                |               |                  |
| AC4005E   | -2   | CI             | СІ             |                |               | CI             | СІ            | СІ             |               |                   | СІ             |               |               |                   |                |               |                  |
|           | -1   | С              | С              |                |               | С              | С             | С              |               |                   | С              |               |               |                   |                |               |                  |
|           | -4   | CI             |                |                |               | CI             | CI            | СІ             |               |                   | CI             |               |               |                   |                |               |                  |
| XC4006E   | -3   | СІ             |                |                |               | CI             | CI            | СІ             |               |                   | CI             |               |               |                   |                |               |                  |
| AC4000E   | -2   | CI             |                |                |               | CI             | CI            | CI             |               |                   | CI             |               |               |                   |                |               |                  |
|           | -1   | С              |                |                |               | С              | С             | С              |               |                   | С              |               |               |                   |                |               |                  |
|           | -4   | СІ             |                |                |               |                |               | CI             | CI            |                   | CI             |               |               |                   |                |               |                  |
| XC4008E   | -3   | СІ             |                |                |               |                |               | СІ             | CI            |                   | CI             |               |               |                   |                |               |                  |
| AC4000L   | -2   | CI             |                |                |               |                |               | CI             | CI            |                   | CI             |               |               |                   |                |               |                  |
|           | -1   | С              |                |                |               |                |               | С              | С             |                   | С              |               |               |                   |                |               |                  |
|           | -4   | CI             |                |                |               |                |               | CI             | СІ            | CI                | CI             |               | CI            |                   |                |               |                  |
| XC4010E   | -3   | CI             |                |                |               |                |               | CI             | CI            | CI                | CI             |               | CI            |                   |                |               |                  |
| AC4010L   | -2   | CI             |                |                |               |                |               | CI             | CI            | CI                | CI             |               | CI            |                   |                |               |                  |
|           | -1   | С              |                |                |               |                |               | С              | С             | С                 | С              |               | С             |                   |                |               |                  |
|           | -4   |                |                |                |               |                |               | CI             |               | CI                | CI             | CI            | CI            | CI                | CI             |               |                  |
| XC4013E   | -3   |                |                |                |               |                |               | CI             |               | CI                | CI             | CI            | CI            | CI                | CI             |               |                  |
| NO-OTOL [ | -2   |                |                |                |               |                |               | CI             |               | CI                | CI             | CI            | CI            | CI                | CI             |               |                  |
|           | -1   |                |                |                |               |                |               | С              |               | С                 | С              | С             | С             | С                 | С              |               |                  |
|           | -4   |                |                |                |               |                |               |                |               | CI                |                | CI            |               | CI                |                |               |                  |
| XC4020E   | -3   |                |                |                |               |                |               |                |               | CI                |                | CI            |               | CI                |                |               |                  |
| 7.0 10202 | -2   |                |                |                |               |                |               |                |               | CI                |                | CI            |               | CI                |                |               |                  |
|           | -1   |                |                |                |               |                |               |                |               | С                 |                | С             |               | С                 |                |               |                  |
| <u>.</u>  | -4   |                |                |                |               |                |               |                |               |                   |                | CI            |               | CI                |                | CI            | CI               |
| XC4025E   | -3   |                |                |                |               |                |               |                |               |                   |                | CI            |               | CI                |                | CI            | CI               |
| 1/29/99   | -2   |                |                |                |               |                |               |                |               |                   |                | С             |               | С                 |                | С             | С                |

C = Commercial  $T_J = 0^{\circ}$  to +85°C I= Industrial  $T_J = -40^{\circ}$ C to +100°C

Table 26: Component Availability Chart for XC4000EX FPGAs

| PINS 208 |    | 240               | 299               | 304           | 352               | 411           | 432           |               |
|----------|----|-------------------|-------------------|---------------|-------------------|---------------|---------------|---------------|
| TYPE     |    | High-Perf.<br>QFP | High-Perf.<br>QFP | Ceram.<br>PGA | High-Perf.<br>QFP | Plast.<br>BGA | Ceram.<br>PGA | Plast.<br>BGA |
| CODE     |    | HQ208             | HQ240             | PG299         | HQ304             | BG352         | PG411         | BG432         |
|          | -4 | CI                | CI                | CI            | CI                | CI            |               |               |
| XC4028EX | -3 | CI                | CI                | CI            | CI                | CI            |               |               |
|          | -2 | С                 | С                 | С             | С                 | С             |               |               |
|          | -4 |                   | CI                |               | CI                | CI            | CI            | CI            |
| XC4036EX | -3 |                   | CI                |               | CI                | CI            | CI            | CI            |
|          | -2 |                   | С                 |               | С                 | С             | С             | С             |

1/29/99

C = Commercial  $T_J = 0^{\circ}$  to +85°C I= Industrial  $T_J = -40^{\circ}$ C to +100°C