

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 1296   |
| Number of Logic Elements/Cells | 3078   |
| Total RAM Bits                 | 41472  |
| Number of I/O                  | 129  |
| Number of Gates                | 36000  |
| Voltage - Supply               | 3V ~ 3.6V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 160-BQFP Exposed Pad   |
| Supplier Device Package        | 160-PQFP (28x28)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc4036xl-1hq160c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1: XC4000E and XC4000X Series Field Programmable Gate Arrays

|             |       | Max Logic | Max. RAM   | Typical          |         |       | Number     |          |
|-------------|-------|-----------|------------|------------------|---------|-------|------------|----------|
|             | Logic | Gates     | Bits       | Gate Range       | CLB     | Total | of         | Max.     |
| Device      | Cells | (No RAM)  | (No Logic) | (Logic and RAM)* | Matrix  | CLBs  | Flip-Flops | User I/O |
| XC4002XL    | 152   | 1,600     | 2,048      | 1,000 - 3,000    | 8 x 8   | 64    | 256        | 64       |
| XC4003E     | 238   | 3,000     | 3,200      | 2,000 - 5,000    | 10 x 10 | 100   | 360        | 80       |
| XC4005E/XL  | 466   | 5,000     | 6,272      | 3,000 - 9,000    | 14 x 14 | 196   | 616        | 112      |
| XC4006E     | 608   | 6,000     | 8,192      | 4,000 - 12,000   | 16 x 16 | 256   | 768        | 128      |
| XC4008E     | 770   | 8,000     | 10,368     | 6,000 - 15,000   | 18 x 18 | 324   | 936        | 144      |
| XC4010E/XL  | 950   | 10,000    | 12,800     | 7,000 - 20,000   | 20 x 20 | 400   | 1,120      | 160      |
| XC4013E/XL  | 1368  | 13,000    | 18,432     | 10,000 - 30,000  | 24 x 24 | 576   | 1,536      | 192      |
| XC4020E/XL  | 1862  | 20,000    | 25,088     | 13,000 - 40,000  | 28 x 28 | 784   | 2,016      | 224      |
| XC4025E     | 2432  | 25,000    | 32,768     | 15,000 - 45,000  | 32 x 32 | 1,024 | 2,560      | 256      |
| XC4028EX/XL | 2432  | 28,000    | 32,768     | 18,000 - 50,000  | 32 x 32 | 1,024 | 2,560      | 256      |
| XC4036EX/XL | 3078  | 36,000    | 41,472     | 22,000 - 65,000  | 36 x 36 | 1,296 | 3,168      | 288      |
| XC4044XL    | 3800  | 44,000    | 51,200     | 27,000 - 80,000  | 40 x 40 | 1,600 | 3,840      | 320      |
| XC4052XL    | 4598  | 52,000    | 61,952     | 33,000 - 100,000 | 44 x 44 | 1,936 | 4,576      | 352      |
| XC4062XL    | 5472  | 62,000    | 73,728     | 40,000 - 130,000 | 48 x 48 | 2,304 | 5,376      | 384      |
| XC4085XL    | 7448  | 85,000    | 100,352    | 55,000 - 180,000 | 56 x 56 | 3,136 | 7,168      | 448      |

<sup>\*</sup> Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

**Note:** All functionality in low-voltage families is the same as in the corresponding 5-Volt family, except where numerical references are made to timing or power.

### Description

XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal memory cells. The FPGA can either actively read its configuration data from an external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA from an external device (slave and peripheral modes).

XC4000 Series FPGAs are supported by powerful and sophisticated software, covering every aspect of design from schematic or behavioral entry, floor planning, simulation, automatic block placement and routing of interconnects, to the creation, downloading, and readback of the configuration bit stream.

Because Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 5,000 systems per month.

### Taking Advantage of Re-configuration

FPGA devices can be re-configured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be re-configured dynamically to perform different functions at different times.

Re-configurable logic can be used to implement system self-diagnostics, create systems capable of being re-configured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using re-configurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.



tions of the CLB, with the exception of the redefinition of the control signals. In 16x2 and 16x1 modes, the H' function generator can be used to implement Boolean functions of F', G', and D1, and the D flip-flops can latch the F', G', H', or D0 signals.

### Single-Port Edge-Triggered Mode

Edge-triggered (synchronous) RAM simplifies timing requirements. XC4000 Series edge-triggered RAM timing operates like writing to a data register. Data and address are presented. The register is enabled for writing by a logic High on the write enable input, WE. Then a rising or falling clock edge loads the data into the register, as shown in Figure 3.




Figure 3: Edge-Triggered RAM Write Timing

Complex timing relationships between address, data, and write enable signals are not required, and the external write enable pulse becomes a simple clock enable. The active edge of WCLK latches the address, input data, and WE sig-

nals. An internal write pulse is generated that performs the write. See Figure 4 and Figure 5 for block diagrams of a CLB configured as 16x2 and 32x1 edge-triggered, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port, edge-triggered mode are shown in Table 5.

The Write Clock input (WCLK) can be configured as active on either the rising edge (default) or the falling edge. It uses the same CLB pin (K) used to clock the CLB flip-flops, but it can be independently inverted. Consequently, the RAM output can optionally be registered within the same CLB either by the same clock edge as the RAM, or by the opposite edge of this clock. The sense of WCLK applies to both function generators in the CLB when both are configured as RAM.

The WE pin is active-High and is not invertible within the CLB.

**Note:** The pulse following the active edge of WCLK ( $T_{WPS}$  in Figure 3) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

Table 5: Single-Port Edge-Triggered RAM Signals

| RAM Signal | CLB Pin          | Function        |
|------------|------------------|-----------------|
| D          | D0 or D1 (16x2,  | Data In         |
|            | 16x1), D0 (32x1) |                 |
| A[3:0]     | F1-F4 or G1-G4   | Address         |
| A[4]       | D1 (32x1)        | Address         |
| WE         | WE               | Write Enable    |
| WCLK       | K                | Clock           |
| SPO        | F' or G'         | Single Port Out |
| (Data Out) |                  | (Data Out)      |






Figure 7: 16x1 Edge-Triggered Dual-Port RAM

Figure 8 shows the write timing for level-sensitive, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port level-sensitive mode are shown in Table 7.

Figure 9 and Figure 10 show block diagrams of a CLB configured as 16x2 and 32x1 level-sensitive, single-port RAM.

### Initializing RAM at Configuration

Both RAM and ROM implementations of the XC4000 Series devices are initialized during configuration. The initial contents are defined via an INIT attribute or property

attached to the RAM or ROM symbol, as described in the schematic library guide. If not defined, all RAM contents are initialized to all zeros, by default.

RAM initialization occurs only during configuration. The RAM content is not affected by Global Set/Reset.

**Table 7: Single-Port Level-Sensitive RAM Signals** 

| RAM Signal | CLB Pin        | Function     |
|------------|----------------|--------------|
| D          | D0 or D1       | Data In      |
| A[3:0]     | F1-F4 or G1-G4 | Address      |
| WE         | WE             | Write Enable |
| 0          | F' or G'       | Data Out     |




Figure 8: Level-Sensitive RAM Write Timing

May 14, 1999 (Version 1.6)



### Fast Carry Logic

Each CLB F and G function generator contains dedicated arithmetic logic for the fast generation of carry and borrow signals. This extra output is passed on to the function generator in the adjacent CLB. The carry chain is independent of normal routing resources.

Dedicated fast carry logic greatly increases the efficiency and performance of adders, subtractors, accumulators, comparators and counters. It also opens the door to many new applications involving arithmetic operation, where the previous generations of FPGAs were not fast enough or too inefficient. High-speed address offset calculations in microprocessor or graphics systems, and high-speed addition in digital signal processing are two typical applications.

The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods like carry generate/propagate are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level.

This fast carry logic is one of the more significant features of the XC4000 Series, speeding up arithmetic and counting into the 70 MHz range.

The carry chain in XC4000E devices can run either up or down. At the top and bottom of the columns where there are no CLBs above or below, the carry is propagated to the right. (See Figure 11.) In order to improve speed in the high-capacity XC4000X devices, which can potentially have very long carry chains, the carry chain travels upward only, as shown in Figure 12. Additionally, standard interconnect can be used to route a carry signal in the downward direction.

Figure 13 on page 19 shows an XC4000E CLB with dedicated fast carry logic. The carry logic in the XC4000X is similar, except that COUT exits at the top only, and the signal CINDOWN does not exist. As shown in Figure 13, the carry logic shares operand and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 14 on page 20 shows the details of the carry logic for the XC4000E. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 13. The XC4000X carry logic is very similar, but a multiplexer on the pass-through carry chain has been eliminated to reduce delay. Additionally, in the XC4000X the multiplexer on the G4 path has a memory-programmable 0 input, which permits G4 to directly connect to COUT. G4 thus becomes an additional high-speed initialization path for carry-in.

The dedicated carry logic is discussed in detail in Xilinx document XAPP 013: "Using the Dedicated Carry Logic in

*XC4000.*" This discussion also applies to XC4000E devices, and to XC4000X devices when the minor logic changes are taken into account.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.




Figure 11: Available XC4000E Carry Propagation Paths




Figure 12: Available XC4000X Carry Propagation Paths (dotted lines use general interconnect)



## Output Multiplexer/2-Input Function Generator (XC4000X only)

As shown in Figure 16 on page 21, the output path in the XC4000X IOB contains an additional multiplexer not available in the XC4000E IOB. The multiplexer can also be configured as a 2-input function generator, implementing a pass-gate, AND-gate, OR-gate, or XOR-gate, with 0, 1, or 2 inverted inputs. The logic used to implement these functions is shown in the upper gray area of Figure 16.

When configured as a multiplexer, this feature allows two output signals to time-share the same output pad; effectively doubling the number of device outputs without requiring a larger, more expensive package.

When the MUX is configured as a 2-input function generator, logic can be implemented within the IOB itself. Combined with a Global Early buffer, this arrangement allows very high-speed gating of a single signal. For example, a wide decoder can be implemented in CLBs, and its output gated with a Read or Write Strobe Driven by a BUFGE buffer, as shown in Figure 19. The critical-path pin-to-pin delay of this circuit is less than 6 nanoseconds.

As shown in Figure 16, the IOB input pins Out, Output Clock, and Clock Enable have different delays and different flexibilities regarding polarity. Additionally, Output Clock sources are more limited than the other inputs. Therefore, the Xilinx software does not move logic into the IOB function generators unless explicitly directed to do so.

The user can specify that the IOB function generator be used, by placing special library symbols beginning with the letter "O." For example, a 2-input AND-gate in the IOB function generator is called OAND2. Use the symbol input pin labelled "F" for the signal on the critical path. This signal is placed on the OK pin — the IOB input with the shortest delay to the function generator. Two examples are shown in Figure 20.




Figure 19: Fast Pin-to-Pin Path in XC4000X



Figure 20: AND & MUX Symbols in XC4000X IOB

### Other IOB Options

There are a number of other programmable options in the XC4000 Series IOB.

### Pull-up and Pull-down Resistors

Programmable pull-up and pull-down resistors are useful for tying unused pins to Vcc or Ground to minimize power consumption and reduce noise sensitivity. The configurable pull-up resistor is a p-channel transistor that pulls to Vcc. The configurable pull-down resistor is an n-channel transistor that pulls to Ground.

The value of these resistors is 50 k $\Omega$  – 100 k $\Omega$ . This high value makes them unsuitable as wired-AND pull-up resistors.

The pull-up resistors for most user-programmable IOBs are active during the configuration process. See Table 22 on page 58 for a list of pins with pull-ups active before and during configuration.

After configuration, voltage levels of unused pads, bonded or un-bonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULLDOWN library component to the net attached to the pad.

### Independent Clocks

Separate clock signals are provided for the input and output flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent, except that in the XC4000X, the Fast Capture latch shares an IOB input with the output clock pin.

### Early Clock for IOBs (XC4000X only)

Special early clocks are available for IOBs. These clocks are sourced by the same sources as the Global Low-Skew buffers, but are separately buffered. They have fewer loads and therefore less delay. The early clock can drive either the IOB output clock or the IOB input clock, or both. The early clock allows fast capture of input data, and fast clock-to-output on output data. The Global Early buffers that drive these clocks are described in "Global Nets and Buffers (XC4000X only)" on page 37.

#### **Global Set/Reset**

As with the CLB registers, the Global Set/Reset signal (GSR) can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set





Figure 22: 3-State Buffers Implement a Multiplexer

### Wide Edge Decoders

Dedicated decoder circuitry boosts the performance of wide decoding functions. When the address or data field is wider than the function generator inputs, FPGAs need multi-level decoding and are thus slower than PALs. XC4000 Series CLBs have nine inputs. Any decoder of up to nine inputs is, therefore, compact and fast. However, there is also a need for much wider decoders, especially for address decoding in large microprocessor systems.

An XC4000 Series FPGA has four programmable decoders located on each edge of the device. The inputs to each decoder are any of the IOB I1 signals on that edge plus one local interconnect per CLB row or column. Each row or column of CLBs provides up to three variables or their compliments., as shown in Figure 23. Each decoder generates a High output (resistor pull-up) when the AND condition of the selected inputs, or their complements, is true. This is analogous to a product term in typical PAL devices.

Each of these wired-AND gates is capable of accepting up to 42 inputs on the XC4005E and 72 on the XC4013E. There are up to 96 inputs for each decoder on the XC4028X and 132 on the XC4052X. The decoders may also be split in two when a larger number of narrower decoders are required, for a maximum of 32 decoders per device.

The decoder outputs can drive CLB inputs, so they can be combined with other logic to form a PAL-like AND/OR structure. The decoder outputs can also be routed directly to the chip outputs. For fastest speed, the output should be on the same chip edge as the decoder. Very large PALs can be emulated by ORing the decoder outputs in a CLB. This decoding feature covers what has long been considered a weakness of older FPGAs. Users often resorted to external PALs for simple but fast decoding functions. Now, the dedicated decoders in the XC4000 Series device can implement these functions fast and efficiently.

To use the wide edge decoders, place one or more of the WAND library symbols (WAND1, WAND4, WAND8, WAND16). Attach a DECODE attribute or property to each WAND symbol. Tie the outputs together and attach a PUL-

LUP symbol. Location attributes or properties such as L (left edge) or TR (right half of top edge) should also be used to ensure the correct placement of the decoder inputs.



Figure 23: XC4000 Series Edge Decoding Example



Figure 24: XC4000 Series Oscillator Symbol

### **On-Chip Oscillator**

XC4000 Series devices include an internal oscillator. This oscillator is used to clock the power-on time-out, for configuration memory clearing, and as the source of CCLK in Master configuration modes. The oscillator runs at a nominal 8 MHz frequency that varies with process, Vcc, and temperature. The output frequency falls between 4 and 10 MHz.



The oscillator output is optionally available after configuration. Any two of four resynchronized taps of a built-in divider are also available. These taps are at the fourth, ninth, fourteenth and nineteenth bits of the divider. Therefore, if the primary oscillator output is running at the nominal 8 MHz, the user has access to an 8 MHz clock, plus any two of 500 kHz, 16kHz, 490Hz and 15Hz (up to 10% lower for low-voltage devices). These frequencies can vary by as much as -50% or +25%.

These signals can be accessed by placing the OSC4 library element in a schematic or in HDL code (see Figure 24).

The oscillator is automatically disabled after configuration if the OSC4 symbol is not used in the design.

## **Programmable Interconnect**

All internal connections are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing resources is provided to achieve efficient automated routing.

The XC4000E and XC4000X share a basic interconnect structure. XC4000X devices, however, have additional routing not available in the XC4000E. The extra routing resources allow high utilization in high-capacity devices. All XC4000X-specific routing resources are clearly identified throughout this section. Any resources not identified as XC4000X-specific are present in all XC4000 Series devices.

This section describes the varied routing resources available in XC4000 Series devices. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design.

### **Interconnect Overview**

There are several types of interconnect.

- CLB routing is associated with each row and column of the CLB array.
- IOB routing forms a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the internal logic blocks.

 Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

Five interconnect types are distinguished by the relative length of their segments: single-length lines, double-length lines, quad and octal lines (XC4000X only), and longlines. In the XC4000X, direct connects allow fast data flow between adjacent CLBs, and between IOBs and CLBs.

Extra routing is included in the IOB pad ring. The XC4000X also includes a ring of octal interconnect lines near the IOBs to improve pin-swapping and routing to locked pins.

XC4000E/X devices include two types of global buffers. These global buffers have different properties, and are intended for different purposes. They are discussed in detail later in this section.

### **CLB Routing Connections**

A high-level diagram of the routing resources associated with one CLB is shown in Figure 25. The shaded arrows represent routing present only in XC4000X devices.

Table 14 shows how much routing of each type is available in XC4000E and XC4000X CLB arrays. Clearly, very large designs, or designs with a great deal of interconnect, will route more easily in the XC4000X. Smaller XC4000E designs, typically requiring significantly less interconnect, do not require the additional routing.

Figure 27 on page 30 is a detailed diagram of both the XC4000E and the XC4000X CLB, with associated routing. The shaded square is the programmable switch matrix, present in both the XC4000E and the XC4000X. The L-shaped shaded area is present only in XC4000X devices. As shown in the figure, the XC4000X block is essentially an XC4000E block with additional routing.

CLB inputs and outputs are distributed on all four sides, providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation.






Figure 27: Detail of Programmable Interconnect Associated with XC4000 Series CLB

6-30 May 14, 1999 (Version 1.6)



### Global Nets and Buffers (XC4000X only)

Eight vertical longlines in each CLB column are driven by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The global lines are broken in the center of the array, to allow faster distribution and to minimize skew across the whole array. Each half-column global line has its own buffered multiplexer, as shown in Figure 35. The top and bottom global lines cannot be connected across the center of the device, as this connection might introduce unacceptable skew. The top and bottom halves of the global lines must be separately driven — although they can be driven by the same global buffer.

The eight global lines in each CLB column can be driven by either of two types of global buffers. They can also be driven by internal logic, because they can be accessed by single, double, and quad lines at the top, bottom, half, and quarter points. Consequently, the number of different clocks that can be used simultaneously in an XC4000X device is very large.

There are four global lines feeding the IOBs at the left edge of the device. IOBs along the right edge have eight global lines. There is a single global line along the top and bottom edges with access to the IOBs. All IOB global lines are broken at the center. They cannot be connected across the center of the device, as this connection might introduce unacceptable skew.

IOB global lines can be driven from two types of global buffers, or from local interconnect. Alternatively, top and bottom IOBs can be clocked from the global lines in the adjacent CLB column.

Two different types of clock buffers are available in the XC4000X:

- Global Low-Skew Buffers (BUFGLS)
- Global Early Buffers (BUFGE)

Global Low-Skew Buffers are the standard clock buffers. They should be used for most internal clocking, whenever a large portion of the device must be driven.

Global Early Buffers are designed to provide a faster clock access, but CLB access is limited to one-fourth of the device. They also facilitate a faster I/O interface.

Figure 35 is a conceptual diagram of the global net structure in the XC4000X.

Global Early buffers and Global Low-Skew buffers share a single pad. Therefore, the same IPAD symbol can drive one buffer of each type, in parallel. This configuration is particularly useful when using the Fast Capture latches, as described in "IOB Input Signals" on page 20. Paired Global

Early and Global Low-Skew buffers share a common input; they cannot be driven by two different signals.

### Choosing an XC4000X Clock Buffer

The clocking structure of the XC4000X provides a large variety of features. However, it can be simple to use, without understanding all the details. The software automatically handles clocks, along with all other routing, when the appropriate clock buffer is placed in the design. In fact, if a buffer symbol called BUFG is placed, rather than a specific type of buffer, the software even chooses the buffer most appropriate for the design. The detailed information in this section is provided for those users who want a finer level of control over their designs.

If fine control is desired, use the following summary and Table 15 on page 35 to choose an appropriate clock buffer.

- The simplest thing to do is to use a Global Low-Skew buffer.
- If a faster clock path is needed, try a BUFG. The software will first try to use a Global Low-Skew Buffer. If timing requirements are not met, a faster buffer will automatically be used.
- If a single quadrant of the chip is sufficient for the clocked logic, and the timing requires a faster clock than the Global Low-Skew buffer, use a Global Early buffer.

#### **Global Low-Skew Buffers**

Each corner of the XC4000X device has two Global Low-Skew buffers. Any of the eight Global Low-Skew buffers can drive any of the eight vertical Global lines in a column of CLBs. In addition, any of the buffers can drive any of the four vertical lines accessing the IOBs on the left edge of the device, and any of the eight vertical lines accessing the IOBs on the right edge of the device. (See Figure 36 on page 38.)

IOBs at the top and bottom edges of the device are accessed through the vertical Global lines in the CLB array, as in the XC4000E. Any Global Low-Skew buffer can, therefore, access every IOB and CLB in the device.

The Global Low-Skew buffers can be driven by either semi-dedicated pads or internal logic.

To use a Global Low-Skew buffer, instantiate a BUFGLS element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGLS be placed in one of the two Global Low-Skew buffers on the top edge of the device, or a LOC=TR to indicate the Global Low-Skew buffer on the top edge of the device, on the right.



The top and bottom Global Early buffers are about 1 ns slower clock to out than the left and right Global Early buffers.

The Global Early buffers can be driven by either semi-dedicated pads or internal logic. They share pads with the Global Low-Skew buffers, so a single net can drive both global buffers, as described above.

To use a Global Early buffer, place a BUFGE element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGE be placed in one of the two Global Early buffers on the top edge of the device, or a LOC=TR to indicate the Global Early buffer on the top edge of the device, on the right.

### **Power Distribution**

Power for the FPGA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the FPGA, a dedicated Vcc and Ground ring surrounding the logic array provides power to the I/O drivers, as shown in Figure 39. An independent matrix of Vcc and Ground lines supplies the interior logic of the device.

This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately de-coupled. Typically, a 0.1  $\mu$ F capacitor connected between each Vcc pin and the board's Ground plane will provide adequate de-coupling.

Output buffers capable of driving/sinking the specified 12 mA loads under specified worst-case conditions may be capable of driving/sinking up to 10 times as much current under best case conditions.

Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the Ground pads. The I/O Block output buffers have a slew-rate limited mode (default) which should be used where output rise and fall times are not speed-critical.




Figure 39: XC4000 Series Power Distribution

## **Pin Descriptions**

There are three types of pins in the XC4000 Series devices:

- · Permanently dedicated pins
- User I/O pins that can have special functions
- · Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with a 50 k $\Omega$  - 100 k $\Omega$  pull-up resistor.

After configuration, if an IOB is unused it is configured as an input with a 50 k $\Omega$  - 100 k $\Omega$  pull-up resistor.

XC4000 Series devices have no dedicated Reset input. Any user I/O can be configured to drive the Global Set/Reset net, GSR. See "Global Set/Reset" on page 11 for more information on GSR.

XC4000 Series devices have no Powerdown control input, as the XC3000 and XC2000 families do. The XC3000/XC2000 Powerdown control also 3-stated all of the device

I/O pins. For XC4000 Series devices, use the global 3-state net, GTS, instead. This net 3-states all outputs, but does not place the device in low-power mode. See "IOB Output Signals" on page 23 for more information on GTS.

Device pins for XC4000 Series devices are described in Table 16. Pin functions during configuration for each of the seven configuration modes are summarized in Table 22 on page 58, in the "Configuration Timing" section.



**Table 16: Pin Descriptions** 

|               | 1/0            | I/O                          |   |
|---------------|----------------|------------------------------|---|
| Pin Name      | During Config. | After Config.                | Pin Description   |
| Permanently [ | _              |                              | 1 2000pus   |
| VCC           | I              | I                            | Eight or more (depending on package) connections to the nominal +5 V supply voltage (+3.3 V for low-voltage devices). All must be connected, and each must be decoupled with a $0.01 - 0.1 \mu\text{F}$ capacitor to Ground.  |
| GND           | I              | I                            | Eight or more (depending on package type) connections to Ground. All must be connected.   |
| CCLK          | I or O         | I                            | During configuration, Configuration Clock (CCLK) is an output in Master modes or Asynchronous Peripheral mode, but is an input in Slave mode and Synchronous Peripheral mode. After configuration, CCLK has a weak pull-up resistor and can be selected as the Readback Clock. There is no CCLK High or Low time restriction on XC4000 Series devices, except during Readback. See "Violating the Maximum High and Low Time Specification for the Readback Clock" on page 56 for an explanation of this exception.  |
| DONE          | I/O            | 0                            | DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, it indicates the completion of the configuration process. As an input, a Low level on DONE can be configured to delay the global logic initialization and the enabling of outputs. The optional pull-up resistor is selected as an option in the XACT step program that creates the configuration bitstream. The resistor is included by default.  |
| PROGRAM       | ı              | I                            | PROGRAM is an active Low input that forces the FPGA to clear its configuration memory. It is used to initiate a configuration cycle. When PROGRAM goes High, the FPGA finishes the current clear cycle and executes another complete clear cycle, before it goes into a WAIT state and releases INIT.  The PROGRAM pin has a permanent weak pull-up, so it need not be externally pulled up to Vcc.   |
| User I/O Pins | That Can       | Have Spe                     | ecial Functions   |
| RDY/BUSY      | 0              | I/O                          | During Peripheral mode configuration, this pin indicates when it is appropriate to write another byte of data into the FPGA. The same status is also available on D7 in Asynchronous Peripheral mode, if a read operation is performed when the device is selected. After configuration, RDY/BUSY is a user-programmable I/O pin. RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.   |
| RCLK          | 0              | I/O                          | During Master Parallel configuration, each change on the A0-A17 outputs (A0 - A21 for XC4000X) is preceded by a rising edge on $\overline{RCLK}$ , a redundant output signal. $\overline{RCLK}$ is useful for clocked PROMs. It is rarely used during configuration. After configuration, $\overline{RCLK}$ is a user-programmable I/O pin.   |
| M0, M1, M2    | I              | I (M0),<br>O (M1),<br>I (M2) | As Mode inputs, these pins are sampled after $\overline{\text{INIT}}$ goes High to determine the configuration mode to be used. After configuration, M0 and M2 can be used as inputs, and M1 can be used as a 3-state output. These three pins have no associated input or output registers. During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors. A pull-down resistor value of 4.7 k $\Omega$ is recommended. These pins can only be used as inputs or outputs when called out by special schematic definitions. To use these pins, place the library components MD0, MD1, and MD2 instead of the usual pad symbols. Input or output buffers must still be used. |
| TDO           | 0              | 0                            | If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed. This pin can be user output only when called out by special schematic definitions. To use this pin, place the library component TDO instead of the usual pad symbol. An output buffer must still be used.  |



**Table 16: Pin Descriptions (Continued)** 

|  | I/O             | I/O           |  |
|--|-----------------|---------------|--|
| Pin Name                               | During Config.  | After Config. | Pin Description  |
| 1 III Name                             | coming.         | Coming.       | These four inputs are used in Asynchronous Peripheral mode. The chip is selected   |
| CSO, CS1,<br>WS, RS                    | ı               | I/O           | when $\overline{\text{CS0}}$ is Low and CS1 is High. While the chip is selected, a Low on Write Strobe $(\overline{\text{WS}})$ loads the data present on the D0 - D7 inputs into the internal data buffer. A Low on Read Strobe $(\overline{\text{RS}})$ changes D7 into a status output — High if Ready, Low if Busy — and drives D0 - D6 High.  In Express mode, CS1 is used as a serial-enable signal for daisy-chaining. $\overline{\text{WS}}$ and $\overline{\text{RS}}$ should be mutually exclusive, but if both are Low simultaneously, the Write Strobe overrides. After configuration, these are user-programmable I/O pins. |
| A0 - A17                               | 0               | I/O           | During Master Parallel configuration, these 18 output pins address the configuration EPROM. After configuration, they are user-programmable I/O pins.  |
| A18 - A21<br>(XC4003XL to<br>XC4085XL) | 0               | I/O           | During Master Parallel configuration with an XC4000X master, these 4 output pins add 4 more bits to address the configuration EPROM. After configuration, they are user-programmable I/O pins. (See Master Parallel Configuration section for additional details.)   |
| D0 - D7                                | I               | I/O           | During Master Parallel and Peripheral configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins.  |
| DIN                                    | I               | I/O           | During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. During Parallel configuration, DIN is the D0 input. After configuration, DIN is a user-programmable I/O pin.   |
| DOUT                                   | 0               | I/O           | During configuration in any mode but Express mode, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input.  In Express modefor XC4000E and XC4000X only, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices. After configuration, DOUT is a user-programmable I/O pin.   |
| Unrestricted U                         | ser-Prog        | rammabl       | e I/O Pins   |
| I/O                                    | Weak<br>Pull-up | I/O           | These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor (25 k $\Omega$ - 100 k $\Omega$ ) that defines the logic level as High.  |

## **Boundary Scan**

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.

The XC4000 Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details

of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset for the control logic, is described in the standard but is not implemented in Xilinx devices.

The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note XAPP 017: "Boundary Scan in XC4000 Devices."

Figure 40 on page 43 shows a simplified block diagram of the XC4000E Input/Output Block with boundary scan implemented. XC4000X boundary scan logic is identical.

is passed through and is captured by each FPGA when it recognizes the 0010 preamble. Following the length-count data, each FPGA outputs a High on DOUT until it has received its required number of data frames.

After an FPGA has received its configuration data, it passes on any additional frame start bits and configuration data on DOUT. When the total number of configuration clocks applied after memory initialization equals the value of the 24-bit length count, the FPGAs begin the start-up sequence and become operational together. FPGA I/O are normally released two CCLK cycles after the last configuration bit is received. Figure 47 on page 53 shows the start-up timing for an XC4000 Series device.

The daisy-chained bitstream is not simply a concatenation of the individual bitstreams. The PROM file formatter must be used to combine the bitstreams for a daisy-chained configuration.

### **Multi-Family Daisy Chain**

All Xilinx FPGAs of the XC2000, XC3000, and XC4000 Series use a compatible bitstream format and can, therefore, be connected in a daisy chain in an arbitrary sequence. There is, however, one limitation. The lead device must belong to the highest family in the chain. If the chain contains XC4000 Series devices, the master normally cannot be an XC2000 or XC3000 device.

The reason for this rule is shown in Figure 47 on page 53. Since all devices in the chain store the same length count value and generate or receive one common sequence of CCLK pulses, they all recognize length-count match on the same CCLK edge, as indicated on the left edge of Figure 47. The master device then generates additional CCLK pulses until it reaches its finish point F. The different families generate or require different numbers of additional CCLK pulses until they reach F. Not reaching F means that the device does not really finish its configuration, although DONE may have gone High, the outputs became active, and the internal reset was released. For the XC4000 Series device, not reaching F means that readback cannot be ini-

tiated and most boundary scan instructions cannot be used.

The user has some control over the relative timing of these events and can, therefore, make sure that they occur at the proper time and the finish point F is reached. Timing is controlled using options in the bitstream generation software.

#### XC3000 Master with an XC4000 Series Slave

Some designers want to use an inexpensive lead device in peripheral mode and have the more precious I/O pins of the XC4000 Series devices all available for user I/O. Figure 44 provides a solution for that case.

This solution requires one CLB, one IOB and pin, and an internal oscillator with a frequency of up to 5 MHz as a clock source. The XC3000 master device must be configured with late Internal Reset, which is the default option.

One CLB and one IOB in the lead XC3000-family device are used to generate the additional CCLK pulse required by the XC4000 Series devices. When the lead device removes the internal RESET signal, the 2-bit shift register responds to its clock input and generates an active Low output signal for the duration of the subsequent clock period. An external connection between this output and CCLK thus creates the extra CCLK pulse.




Figure 44: CCLK Generation for XC3000 Master Driving an XC4000 Series Slave



The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 47, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK\_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK\_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bitstream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

### Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks

received since  $\overline{\text{INIT}}$  went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 48. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK SYNC or UCLK SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK\_NOSYNC or UCLK\_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

### **Start-up from CCLK**

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 47 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.






Figure 47: Start-up Timing

Figure 49: Readback Schematic Example

### **Readback Options**

Readback options are: Read Capture, Read Abort, and Clock Select. They are set with the bitstream generation software.

### Read Capture

When the Read Capture option is selected, the readback data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flip-flops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted.

When the Read Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations.

If the RAM capability of the CLBs is used, RAM data are available in readback, since they directly overwrite the F and G function-table configuration of the CLB.

RDBK.TRIG is located in the lower-left corner of the device, as shown in Figure 50.

#### Read Abort

When the Read Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the readback operation and prepares the logic to accept another trigger.

After an aborted readback, additional clocks (up to one readback clock per configuration frame) may be required to re-initialize the control logic. The status of readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

### Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If readback must be inhibited for security reasons, the readback control nets are simply not connected.

RDBK.CLK is located in the lower right chip corner, as shown in Figure 50.




Figure 50: READBACK Symbol in Graphical Editor

## Violating the Maximum High and Low Time Specification for the Readback Clock

The readback clock has a maximum High and Low time specification. In some cases, this specification cannot be met. For example, if a processor is controlling readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in Table 19, Table 20 and Table 21.

### Readback with the XChecker Cable


The XChecker Universal Download/Readback Cable and Logic Probe uses the readback feature for bitstream verification. It can also display selected internal signals on the PC or workstation screen, functioning as a low-cost in-circuit emulator.



### XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



### E/EX

|           | Description                                    | 5 | Symbol            | Min | Max | Units |
|-----------|--|---|-------------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 | T <sub>RTRC</sub> | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 | T <sub>RCRT</sub> | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 | T <sub>RCRD</sub> | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 | T <sub>RCRR</sub> | -   | 250 | ns    |
|           | High time                                      | 5 | T <sub>RCH</sub>  | 250 | 500 | ns    |
|           | Low time                                       | 4 | T <sub>RCL</sub>  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

### XL

|           | Description                                    | 5 | Symbol            | Min | Max | Units |
|-----------|--|---|-------------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 | T <sub>RTRC</sub> | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 | T <sub>RCRT</sub> | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 | T <sub>RCRD</sub> | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 | T <sub>RCRR</sub> | -   | 250 | ns    |
|           | High time                                      | 5 | T <sub>RCH</sub>  | 250 | 500 | ns    |
|           | Low time                                       | 4 | T <sub>RCL</sub>  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.




**Table 22: Pin Functions During Configuration** 

| SLAVE<br>SERIAL<br><1:1:1> | MASTER<br>SERIAL<br><0:0:0> | SYNCH.<br>PERIPHERAL<br><0:1:1> | ASYNCH. PERIPHERAL <1:0:1> | MASTER<br>PARALLEL DOWN<br><1:1:0> | MASTER<br>PARALLEL UP<br><1:0:0> | USER<br>OPERATION |
|----------------------------|-----------------------------|---------------------------------|----------------------------|------------------------------------|----------------------------------|-------------------|
| M2(HIGH) (I)               | M2(LOW) (I)                 | M2(LOW) (I)                     | M2(HIGH) (I)               | M2(HIGH) (I)                       | M2(HIGH) (I)                     | (I)               |
| M1(HIGH) (I)               | M1(LOW) (I)                 | M1(HIGH) (I)                    | M1(LOW) (I)                | M1(HIGH) (I)                       | M1(LOW) (I)                      | (O)               |
| M0(HIGH) (I)               | M0(LOW) (I)                 | M0(HIGH) (I)                    | M0(HIGH) (I)               | M0(LOW) (I)                        | M0(LOW) (I)                      | (I)               |
| HDC (HIGH)                 | HDC (HIGH)                  | HDC (HIGH)                      | HDC (HIGH)                 | HDC (HIGH)                         | HDC (HIGH)                       | I/O               |
| LDC (LOW)                  | LDC (LOW)                   | LDC (LOW)                       | LDC (LOW)                  | LDC (LOW)                          | LDC (LOW)                        | I/O               |
| ĪNIT                       | ĪNIT                        | ĪNIT                            | ĪNIT                       | ĪNIT                               | ĪNIT                             | I/O               |
| DONE                       | DONE                        | DONE                            | DONE                       | DONE                               | DONE                             | DONE              |
| PROGRAM (I)                | PROGRAM (I)                 | PROGRAM (I)                     | PROGRAM (I)                | PROGRAM (I)                        | PROGRAM (I)                      | PROGRAM           |
| CCLK (I)                   | CCLK (O)                    | CCLK (I)                        | CCLK (O)                   | CCLK (O)                           | CCLK (O)                         | CCLK (I)          |
|                            |                             | RDY/BUSY (O)                    | RDY/BUSY (O)               | RCLK (O)                           | RCLK (O)                         | I/O               |
|                            |                             |                                 | RS (I)                     |                                    |                                  | I/O               |
|                            |                             |                                 | CSO (I)                    |                                    |                                  | I/O               |
|                            |                             | DATA 7 (I)                      | DATA 7 (I)                 | DATA 7 (I)                         | DATA 7 (I)                       | I/O               |
|                            |                             | DATA 6 (I)                      | DATA 6 (I)                 | DATA 6 (I)                         | DATA 6 (I)                       | I/O               |
|                            |                             | DATA 5 (I)                      | DATA 5 (I)                 | DATA 5 (I)                         | DATA 5 (I)                       | I/O               |
|                            |                             | DATA 4 (I)                      | DATA 4 (I)                 | DATA 4 (I)                         | DATA 4 (I)                       | I/O               |
|                            |                             | DATA 3 (I)                      | DATA 3 (I)                 | DATA 3 (I)                         | DATA 3 (I)                       | I/O               |
|                            |                             | DATA 2 (I)                      | DATA 2 (I)                 | DATA 2 (I)                         | DATA 2 (I)                       | I/O               |
|                            |                             | DATA 1 (I)                      | DATA 1 (I)                 | DATA 1 (I)                         | DATA 1 (I)                       | I/O               |
| DIN (I)                    | DIN (I)                     | DATA 0 (I)                      | DATA 0 (I)                 | DATA 0 (I)                         | DATA 0 (I)                       | I/O               |
| DOUT                       | DOUT                        | DOUT                            | DOUT                       | DOUT                               | DOUT                             | SGCK4-GCK6-I/O    |
| TDI                        | TDI                         | TDI                             | TDI                        | TDI                                | TDI                              | TDI-I/O           |
| TCK                        | TCK                         | TCK                             | TCK                        | TCK                                | TCK                              | TCK-I/O           |
| TMS                        | TMS                         | TMS                             | TMS                        | TMS                                | TMS                              | TMS-I/O           |
| TDO                        | TDO                         | TDO                             | TDO                        | TDO                                | TDO                              | TDO-(O)           |
|                            |                             |                                 | WS (I)                     | A0                                 | A0                               | I/O               |
|                            |                             |                                 |                            | A1                                 | A1                               | PGCK4-GCK7-I/O    |
|                            |                             |                                 | CS1                        | A2                                 | A2                               | I/O               |
|                            |                             |                                 |                            | A3                                 | A3                               | I/O               |
|                            |                             |                                 |                            | A4                                 | A4                               | I/O               |
|                            |                             |                                 |                            | A5                                 | A5                               | I/O               |
|                            |                             |                                 |                            | A6                                 | A6                               | I/O               |
|                            |                             |                                 |                            | A7                                 | A7                               | I/O               |
|                            |                             |                                 |                            | A8                                 | A8                               | I/O               |
|                            |                             |                                 |                            | A9                                 | A9                               | I/O               |
|                            |                             |                                 |                            | A10                                | A10                              | I/O               |
|                            |                             |                                 |                            | A11                                | A11                              | I/O               |
|                            |                             |                                 |                            | A12                                | A12                              | I/O               |
|                            |                             |                                 |                            | A13                                | A13                              | I/O               |
|                            |                             |                                 |                            | A14                                | A14                              | I/O               |
|                            |                             |                                 |                            | A15                                | A15                              | SGCK1-GCK8-I/O    |
|                            |                             |                                 |                            | A16                                | A16                              | PGCK1-GCK1-I/O    |
|                            |                             |                                 |                            | A17                                | A17                              | I/O               |
|                            |                             |                                 |                            | A18*                               | A18*                             | I/O               |
|                            |                             |                                 |                            | A19*                               | A19*                             | I/O               |
|                            |                             |                                 |                            | A20*                               | A20*                             | I/O               |
|                            |                             |                                 |                            | A21*                               | A21*                             | I/O               |
|                            |                             |                                 |                            |                                    |                                  | ALL OTHERS        |



## **Configuration Switching Characteristics**



## Master Modes (XC4000E/EX)

| Description                | Symbol    | Min               | Max | Units |            |
|----------------------------|-----------|-------------------|-----|-------|------------|
|                            | M0 = High | T <sub>POR</sub>  | 10  | 40    | ms         |
| Power-On Reset             | M0 = Low  | T <sub>POR</sub>  | 40  | 130   | ms         |
| Program Latency            |           | T <sub>PI</sub>   | 30  | 200   | μs per     |
|                            |           |                   |     |       | CLB column |
| CCLK (output) Delay        |           | T <sub>ICCK</sub> | 40  | 250   | μs         |
| CCLK (output) Period, slow |           | T <sub>CCLK</sub> | 640 | 2000  | ns         |
| CCLK (output) Period, fast |           | T <sub>CCLK</sub> | 80  | 250   | ns         |

## Master Modes (XC4000XL)

| Description                | Symbol    | Min               | Max | Units |            |
|----------------------------|-----------|-------------------|-----|-------|------------|
|                            | M0 = High | T <sub>POR</sub>  | 10  | 40    | ms         |
| Power-On Reset             | M0 = Low  | T <sub>POR</sub>  | 40  | 130   | ms         |
| Program Latency            |           | T <sub>Pl</sub>   | 30  | 200   | μs per     |
|                            |           |                   |     |       | CLB column |
| CCLK (output) Delay        |           | T <sub>ICCK</sub> | 40  | 250   | μs         |
| CCLK (output) Period, slow |           | T <sub>CCLK</sub> | 540 | 1600  | ns         |
| CCLK (output) Period, fast |           | T <sub>CCLK</sub> | 67  | 200   | ns         |

## Slave and Peripheral Modes (All)

| Description                    | Symbol            | Min | Max | Units                |
|--------------------------------|-------------------|-----|-----|----------------------|
| Power-On Reset                 | T <sub>POR</sub>  | 10  | 33  | ms                   |
| Program Latency                | T <sub>Pl</sub>   | 30  | 200 | μs per<br>CLB column |
| CCLK (input) Delay (required)  | T <sub>ICCK</sub> | 4   |     | μs                   |
| CCLK (input) Period (required) | T <sub>CCLK</sub> | 100 |     | ns                   |



## **Product Availability**

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

Table 24: Component Availability Chart for XC4000XL FPGAs

| PINS     |            | 84             | 100            | 100            | 144            | 144                | 160               | 160            | 176            | 176                | 208               | 208            | 240               | 240            | 256           | 299           | 304               | 352           | 411           | 432           | 475           | 559           | 560           |
|----------|------------|----------------|----------------|----------------|----------------|--------------------|-------------------|----------------|----------------|--------------------|-------------------|----------------|-------------------|----------------|---------------|---------------|-------------------|---------------|---------------|---------------|---------------|---------------|---------------|
| PINS     |            |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
| TYPE     |            | Plast.<br>PLCC | Plast.<br>PQFP | Plast.<br>VQFP | Plast.<br>TQFP | High-Perf.<br>TQFP | High-Perf.<br>QFP | Plast.<br>PQFP | Plast.<br>TQFP | High-Perf.<br>TQFP | High-Perf.<br>QFP | Plast.<br>PQFP | High-Perf.<br>QFP | Plast.<br>PQFP | Plast.<br>BGA | Ceram.<br>PGA | High-Perf.<br>QFP | Plast.<br>BGA | Ceram.<br>PGA | Plast.<br>BGA | Ceram.<br>PGA | Ceram.<br>PGA | Plast.<br>BGA |
| CODE     |            | PC84           | PQ100          | VQ100          | TQ144          | HT144              | HQ160             | PQ160          | TQ176          | HT176              | HQ208             | PQ208          | HQ240             | PQ240          | BG256         | PG299         | HQ304             | BG352         | PG411         | BG432         | PG475         | PG559         | BG560         |
| XC4002XL | -3         | СІ             | СІ             | СІ             |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -2         | СІ             | СІ             | СІ             |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -1         | СІ             | СІ             | СІ             |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -09C       | С              | С              | С              |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
| XC4005XL | -3         | СІ             | СІ             | СІ             | CI             |                    |                   | СІ             |                |                    |                   | СІ             |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -2         | CI             | С              | CI             | CI             |                    |                   | CI             |                |                    |                   | CI             |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -1<br>-09C | C I            | CI             | C I            | C I            |                    |                   | C I            |                |                    |                   | C I            |                   |                |               |               |                   |               |               |               |               |               |               |
| XC4010XL | -3         | CI             | CI             |                | CI             |                    |                   | CI             | СІ             |                    |                   | CI             |                   |                | СІ            |               |                   |               |               |               |               |               |               |
|          | -2         | СІ             | СІ             |                | СІ             |                    |                   | СІ             | CI             |                    |                   | СІ             |                   |                | CI            |               |                   |               |               |               |               |               |               |
|          | -1         | СІ             | СІ             |                | СІ             |                    |                   | СІ             | СІ             |                    |                   | СІ             |                   |                | CI            |               |                   |               |               |               |               |               |               |
|          | -09C       | С              | С              |                | С              |                    |                   | С              | С              |                    |                   | С              |                   |                | С             |               |                   |               |               |               |               |               |               |
| XC4013XL | -3<br>-2   |                |                |                |                | CI                 |                   | CI             |                | CI                 |                   | CI<br>CI       |                   | CI             | CI            |               |                   |               |               |               |               |               |               |
|          | -1         |                |                |                |                | CI                 |                   | CI             |                | CI                 |                   | CI             |                   | CI             | CI            |               |                   |               |               |               |               |               |               |
|          | -09C       |                |                |                |                | C                  |                   | C              |                | C                  |                   | C              |                   | C              | C             |               |                   |               |               |               |               |               |               |
|          | -08C       |                |                |                |                | С                  |                   | С              |                | С                  |                   | С              |                   | С              | С             |               |                   |               |               |               |               |               |               |
| XC4020XL | -3         |                |                |                |                | СІ                 |                   | CI             |                | CI                 |                   | СІ             |                   | CI             | СІ            |               |                   |               |               |               |               |               |               |
|          | -2         |                |                |                |                | СІ                 |                   | СІ             |                | СІ                 |                   | СІ             |                   | СІ             | СІ            |               |                   |               |               |               |               |               |               |
|          | -1         |                |                |                |                | СІ                 |                   | СІ             |                | СІ                 |                   | СІ             |                   | CI             | СІ            |               |                   |               |               |               |               |               |               |
|          | -09C       |                |                |                |                | С                  |                   | С              |                | С                  |                   | С              |                   | С              | С             |               |                   |               |               |               |               |               |               |
| XC4028XL | -3         |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                | CI            | CI            | CI                | CI            |               |               |               |               |               |
|          | -2<br>-1   |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                | CI            | CI            | CI                | CI            |               |               |               |               |               |
|          | -09C       |                |                |                |                |                    | C                 |                |                |                    | C                 |                | С                 |                | С             | С             | C                 | C             |               |               |               |               |               |
| XC4036XL | -3         |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                |               |               | CI                | CI            | СІ            | CI            |               |               |               |
|          | -2         |                |                |                |                |                    | СІ                |                |                |                    | СІ                |                | С                 |                |               |               | CI                | CI            | CI            | СІ            |               |               |               |
|          | -1         |                |                |                |                |                    | СІ                |                |                |                    | СІ                |                | СІ                |                |               |               | СІ                | СІ            | СІ            | СІ            |               |               |               |
|          | -09C       |                |                |                |                |                    | O                 |                |                |                    | С                 |                | С                 |                |               |               | С                 | С             | С             | С             |               |               |               |
|          | -08C       |                |                |                |                |                    | С                 |                |                |                    | С                 |                | С                 |                |               |               | С                 | С             | С             | С             |               |               |               |
| XC4044XL | -3         |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                |               |               | CI                | CI            | CI            | CI            |               |               |               |
|          | -2<br>-1   |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                |               |               | CI                | CI            | CI            | CI            |               |               |               |
|          | -09C       |                |                |                |                |                    | С                 |                |                |                    | С                 |                | С                 |                |               |               | С                 | C             | С             | С             |               |               |               |
| XC4052XL | -3         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                | <u> </u>      | CI            | CI            |               |               | СІ            |
|          | -2         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                |               | CI            | CI            |               |               | CI            |
|          | -1         |                |                |                |                |                    |                   |                |                |                    |                   |                | СІ                |                |               |               | СІ                |               | СІ            | СІ            |               |               | СІ            |
|          | -09C       |                |                |                |                |                    |                   |                |                |                    |                   |                | С                 |                |               |               | С                 |               | С             | С             |               |               | С             |
| XC4062XL | -3         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                |               |               | CI            | CI            |               | CI            |
|          | -2         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                |               |               | CI            | CI            |               | CI            |
|          | -1<br>-09C |                |                |                |                |                    |                   |                |                |                    |                   |                | C1                |                |               |               | CI                |               |               | C I           | C I           |               | CI<br>C       |
|          | -09C       |                |                |                |                |                    |                   |                |                |                    |                   |                | С                 |                | -             |               | С                 |               |               | С             | С             |               | С             |
| XC4085XL | -3         |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | CI            |               | CI            | CI            |
|          | -2         |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | CI            |               | CI            | CI            |
|          | -1         |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | CI            |               | CI            | CI            |
|          | -09C       |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | С             |               | С             | С             |
| 1/29/99  | 550        |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | J             |               |               |               |

1/29/99

 $C = Commercial \ T_J = 0^{\circ} \ to \ +85^{\circ}C$ 

I= Industrial  $T_J = -40^{\circ}C$  to  $+100^{\circ}C$