



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 1936   |
| Number of Logic Elements/Cells | 4598   |
| Total RAM Bits                 | 61952  |
| Number of I/O                  | 193  |
| Number of Gates                | 52000  |
| Voltage - Supply               | 3V ~ 3.6V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 240-BFQFP Exposed Pad  |
| Supplier Device Package        | 240-PQFP (32x32)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc4052xl-3hq240c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# XC4000E and XC4000X Series Compared to the XC4000

For readers already familiar with the XC4000 family of Xilinx Field Programmable Gate Arrays, the major new features in the XC4000 Series devices are listed in this section. The biggest advantages of XC4000E and XC4000X devices are significantly increased system speed, greater capacity, and new architectural features, particularly Select-RAM memory. The XC4000X devices also offer many new routing features, including special high-speed clock buffers that can be used to capture input data with minimal delay.

Any XC4000E device is pinout- and bitstream-compatible with the corresponding XC4000 device. An existing XC4000 bitstream can be used to program an XC4000E device. However, since the XC4000E includes many new features, an XC4000E bitstream cannot be loaded into an XC4000 device.

XC4000X Series devices are not bitstream-compatible with equivalent array size devices in the XC4000 or XC4000E families. However, equivalent array size devices, such as the XC4025, XC4025E, XC4028EX, and XC4028XL, are pinout-compatible.

#### Improvements in XC4000E and XC4000X

#### Increased System Speed

XC4000E and XC4000X devices can run at synchronous system clock rates of up to 80 MHz, and internal performance can exceed 150 MHz. This increase in performance over the previous families stems from improvements in both device processing and system architecture. XC4000 Series devices use a sub-micron multi-layer metal process. In addition, many architectural improvements have been made, as described below.

The XC4000XL family is a high performance 3.3V family based on  $0.35\mu$  SRAM technology and supports system speeds to 80 MHz.

#### **PCI Compliance**

XC4000 Series -2 and faster speed grades are fully PCI compliant. XC4000E and XC4000X devices can be used to implement a one-chip PCI solution.

#### Carry Logic

The speed of the carry logic chain has increased dramatically. Some parameters, such as the delay on the carry chain through a single CLB (TBYP), have improved by as

much as 50% from XC4000 values. See "Fast Carry Logic" on page 18 for more information.

# Select-RAM Memory: Edge-Triggered, Synchronous RAM Modes

The RAM in any CLB can be configured for synchronous, edge-triggered, write operation. The read operation is not affected by this change to an edge-triggered write.

#### **Dual-Port RAM**

A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write.

The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.

#### Configurable RAM Content

The RAM content can now be loaded at configuration time, so that the RAM starts up with user-defined data.

#### H Function Generator

In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.

#### IOB Clock Enable

The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.

#### **Output Drivers**

The output pull-up structure defaults to a TTL-like totem-pole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc, just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to Vcc. Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to Vcc, whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below Vcc.



Supported CLB memory configurations and timing modes for single- and dual-port modes are shown in Table 3.

XC4000 Series devices are the first programmable logic devices with edge-triggered (synchronous) and dual-port RAM accessible to the user. Edge-triggered RAM simplifies system timing. Dual-port RAM doubles the effective throughput of FIFO applications. These features can be individually programmed in any XC4000 Series CLB.

#### Advantages of On-Chip and Edge-Triggered RAM

The on-chip RAM is extremely fast. The read access time is the same as the logic delay. The write access time is slightly slower. Both access times are much faster than any off-chip solution, because they avoid I/O delays.

Edge-triggered RAM, also called synchronous RAM, is a feature never before available in a Field Programmable Gate Array. The simplicity of designing with edge-triggered RAM, and the markedly higher achievable performance, add up to a significant improvement over existing devices with on-chip RAM.

Three application notes are available from Xilinx that discuss edge-triggered RAM: "XC4000E Edge-Triggered and Dual-Port RAM Capability," "Implementing FIFOs in XC4000E RAM," and "Synchronous and Asynchronous FIFO Designs." All three application notes apply to both XC4000E and XC4000X RAM.

**Table 3: Supported RAM Modes** 

|             | 16 | 16 | 32 | Edge-     | Level-    |
|-------------|----|----|----|-----------|-----------|
|             | х  | х  | x  | Triggered | Sensitive |
|             | 1  | 2  | 1  | Timing    | Timing    |
| Single-Port | V  | 1  | 1  | 1         | <b>V</b>  |
| Dual-Port   | V  |    |    | 1         |           |

#### **RAM Configuration Options**

The function generators in any CLB can be configured as RAM arrays in the following sizes:

- Two 16x1 RAMs: two data inputs and two data outputs with identical or, if preferred, different addressing for each RAM
- One 32x1 RAM: one data input and one data output.

One F or G function generator can be configured as a 16x1 RAM while the other function generators are used to implement any function of up to 5 inputs.

Additionally, the XC4000 Series RAM may have either of two timing modes:

- Edge-Triggered (Synchronous): data written by the designated edge of the CLB clock. WE acts as a true clock enable.
- Level-Sensitive (Asynchronous): an external WE signal acts as the write strobe.

The selected timing mode applies to both function generators within a CLB when both are configured as RAM.

The number of read ports is also programmable:

- Single Port: each function generator has a common read and write port
- Dual Port: both function generators are configured together as a single 16x1 dual-port RAM with one write port and two read ports. Simultaneous read and write operations to the same or different addresses are supported.

RAM configuration options are selected by placing the appropriate library symbol.

#### **Choosing a RAM Configuration Mode**

The appropriate choice of RAM mode for a given design should be based on timing and resource requirements, desired functionality, and the simplicity of the design process. Recommended usage is shown in Table 4.

The difference between level-sensitive, edge-triggered, and dual-port RAM is only in the write operation. Read operation and timing is identical for all modes of operation.

**Table 4: RAM Mode Selection** 

|                            | Level-Sens itive | Edge-Trigg<br>ered | Dual-Port<br>Edge-Trigg<br>ered |  |  |  |
|----------------------------|------------------|--------------------|---------------------------------|--|--|--|
| Use for New Designs?       | No               | Yes                | Yes                             |  |  |  |
| Size (16x1,<br>Registered) | 1/2 CLB          | 1/2 CLB            | 1 CLB                           |  |  |  |
| Simultaneous<br>Read/Write | No               | No                 | Yes                             |  |  |  |
| Relative<br>Performance    | Х                | 2X                 | 2X (4X effective)               |  |  |  |

#### **RAM Inputs and Outputs**

The F1-F4 and G1-G4 inputs to the function generators act as address lines, selecting a particular memory cell in each look-up table.

The functionality of the CLB control signals changes when the function generators are configured as RAM. The DIN/H2, H1, and SR/H0 lines become the two data inputs (D0, D1) and the Write Enable (WE) input for the 16x2 memory. When the 32x1 configuration is selected, D1 acts as the fifth address bit and D0 is the data input.

The contents of the memory cell(s) being addressed are available at the F' and G' function-generator outputs. They can exit the CLB through its X and Y outputs, or can be captured in the CLB flip-flop(s).

Configuring the CLB function generators as Read/Write memory does not affect the functionality of the other por-



Figure 14: Detail of XC4000E Dedicated Carry Logic

### Input/Output Blocks (IOBs)

User-configurable input/output blocks (IOBs) provide the interface between external package pins and the internal logic. Each IOB controls one package pin and can be configured for input, output, or bidirectional signals.

Figure 15 shows a simplified block diagram of the XC4000E IOB. A more complete diagram which includes the boundary scan logic of the XC4000E IOB can be found in Figure 40 on page 43, in the "Boundary Scan" section.

The XC4000X IOB contains some special features not included in the XC4000E IOB. These features are highlighted in a simplified block diagram found in Figure 16, and discussed throughout this section. When XC4000X special features are discussed, they are clearly identified in the text. Any feature not so identified is present in both XC4000E and XC4000X devices.

#### IOB Input Signals

Two paths, labeled I1 and I2 in Figure 15 and Figure 16, bring input signals into the array. Inputs also connect to an input register that can be programmed as either an edge-triggered flip-flop or a level-sensitive latch.

The choice is made by placing the appropriate library symbol. For example, IFD is the basic input flip-flop (rising edge triggered), and ILD is the basic input latch (transparent-High). Variations with inverted clocks are available, and some combinations of latches and flip-flops can be implemented in a single IOB, as described in the *XACT Libraries Guide*.

The XC4000E inputs can be globally configured for either TTL (1.2V) or 5.0 volt CMOS thresholds, using an option in the bitstream generation software. There is a slight input hysteresis of about 300mV. The XC4000E output levels are also configurable; the two global adjustments of input threshold and output level are independent.

Inputs on the XC4000XL are TTL compatible and 3.3V CMOS compatible. Outputs on the XC4000XL are pulled to the 3.3V positive supply.

The inputs of XC4000 Series 5-Volt devices can be driven by the outputs of any 3.3-Volt device, if the 5-Volt inputs are in TTL mode.

Supported sources for XC4000 Series device inputs are shown in Table 8.






Figure 15: Simplified Block Diagram of XC4000E IOB




Figure 16: Simplified Block Diagram of XC4000X IOB (shaded areas indicate differences from XC4000E)



# Output Multiplexer/2-Input Function Generator (XC4000X only)

As shown in Figure 16 on page 21, the output path in the XC4000X IOB contains an additional multiplexer not available in the XC4000E IOB. The multiplexer can also be configured as a 2-input function generator, implementing a pass-gate, AND-gate, OR-gate, or XOR-gate, with 0, 1, or 2 inverted inputs. The logic used to implement these functions is shown in the upper gray area of Figure 16.

When configured as a multiplexer, this feature allows two output signals to time-share the same output pad; effectively doubling the number of device outputs without requiring a larger, more expensive package.

When the MUX is configured as a 2-input function generator, logic can be implemented within the IOB itself. Combined with a Global Early buffer, this arrangement allows very high-speed gating of a single signal. For example, a wide decoder can be implemented in CLBs, and its output gated with a Read or Write Strobe Driven by a BUFGE buffer, as shown in Figure 19. The critical-path pin-to-pin delay of this circuit is less than 6 nanoseconds.

As shown in Figure 16, the IOB input pins Out, Output Clock, and Clock Enable have different delays and different flexibilities regarding polarity. Additionally, Output Clock sources are more limited than the other inputs. Therefore, the Xilinx software does not move logic into the IOB function generators unless explicitly directed to do so.

The user can specify that the IOB function generator be used, by placing special library symbols beginning with the letter "O." For example, a 2-input AND-gate in the IOB function generator is called OAND2. Use the symbol input pin labelled "F" for the signal on the critical path. This signal is placed on the OK pin — the IOB input with the shortest delay to the function generator. Two examples are shown in Figure 20.




Figure 19: Fast Pin-to-Pin Path in XC4000X



Figure 20: AND & MUX Symbols in XC4000X IOB

#### Other IOB Options

There are a number of other programmable options in the XC4000 Series IOB.

#### Pull-up and Pull-down Resistors

Programmable pull-up and pull-down resistors are useful for tying unused pins to Vcc or Ground to minimize power consumption and reduce noise sensitivity. The configurable pull-up resistor is a p-channel transistor that pulls to Vcc. The configurable pull-down resistor is an n-channel transistor that pulls to Ground.

The value of these resistors is 50 k $\Omega$  – 100 k $\Omega$ . This high value makes them unsuitable as wired-AND pull-up resistors.

The pull-up resistors for most user-programmable IOBs are active during the configuration process. See Table 22 on page 58 for a list of pins with pull-ups active before and during configuration.

After configuration, voltage levels of unused pads, bonded or un-bonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULLDOWN library component to the net attached to the pad.

#### Independent Clocks

Separate clock signals are provided for the input and output flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent, except that in the XC4000X, the Fast Capture latch shares an IOB input with the output clock pin.

#### Early Clock for IOBs (XC4000X only)

Special early clocks are available for IOBs. These clocks are sourced by the same sources as the Global Low-Skew buffers, but are separately buffered. They have fewer loads and therefore less delay. The early clock can drive either the IOB output clock or the IOB input clock, or both. The early clock allows fast capture of input data, and fast clock-to-output on output data. The Global Early buffers that drive these clocks are described in "Global Nets and Buffers (XC4000X only)" on page 37.

#### **Global Set/Reset**

As with the CLB registers, the Global Set/Reset signal (GSR) can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set



The oscillator output is optionally available after configuration. Any two of four resynchronized taps of a built-in divider are also available. These taps are at the fourth, ninth, fourteenth and nineteenth bits of the divider. Therefore, if the primary oscillator output is running at the nominal 8 MHz, the user has access to an 8 MHz clock, plus any two of 500 kHz, 16kHz, 490Hz and 15Hz (up to 10% lower for low-voltage devices). These frequencies can vary by as much as -50% or +25%.

These signals can be accessed by placing the OSC4 library element in a schematic or in HDL code (see Figure 24).

The oscillator is automatically disabled after configuration if the OSC4 symbol is not used in the design.

## **Programmable Interconnect**

All internal connections are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing resources is provided to achieve efficient automated routing.

The XC4000E and XC4000X share a basic interconnect structure. XC4000X devices, however, have additional routing not available in the XC4000E. The extra routing resources allow high utilization in high-capacity devices. All XC4000X-specific routing resources are clearly identified throughout this section. Any resources not identified as XC4000X-specific are present in all XC4000 Series devices.

This section describes the varied routing resources available in XC4000 Series devices. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design.

#### **Interconnect Overview**

There are several types of interconnect.

- CLB routing is associated with each row and column of the CLB array.
- IOB routing forms a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the internal logic blocks.

 Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

Five interconnect types are distinguished by the relative length of their segments: single-length lines, double-length lines, quad and octal lines (XC4000X only), and longlines. In the XC4000X, direct connects allow fast data flow between adjacent CLBs, and between IOBs and CLBs.

Extra routing is included in the IOB pad ring. The XC4000X also includes a ring of octal interconnect lines near the IOBs to improve pin-swapping and routing to locked pins.

XC4000E/X devices include two types of global buffers. These global buffers have different properties, and are intended for different purposes. They are discussed in detail later in this section.

#### **CLB Routing Connections**

A high-level diagram of the routing resources associated with one CLB is shown in Figure 25. The shaded arrows represent routing present only in XC4000X devices.

Table 14 shows how much routing of each type is available in XC4000E and XC4000X CLB arrays. Clearly, very large designs, or designs with a great deal of interconnect, will route more easily in the XC4000X. Smaller XC4000E designs, typically requiring significantly less interconnect, do not require the additional routing.

Figure 27 on page 30 is a detailed diagram of both the XC4000E and the XC4000X CLB, with associated routing. The shaded square is the programmable switch matrix, present in both the XC4000E and the XC4000X. The L-shaped shaded area is present only in XC4000X devices. As shown in the figure, the XC4000X block is essentially an XC4000E block with additional routing.

CLB inputs and outputs are distributed on all four sides, providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation.






Figure 27: Detail of Programmable Interconnect Associated with XC4000 Series CLB

6-30 May 14, 1999 (Version 1.6)






Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

#### **Double-Length Lines**

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see Figure 28).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in Figure 27.

#### Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in Figure 27 on page 30). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See Figure 29.)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in Figure 26, with the addition of a programmable buffer. There can be up to two independent inputs




Figure 29: Quad Lines (XC4000X only)

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

#### Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See "Three-State Buffers" on page 26 for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This



circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Each XC4000E longline has a programmable splitter switch at its center, as does each XC4000X longline driven by TBUFs. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Each XC4000X longline not driven by TBUFs has a buffered programmable splitter switch at the 1/4, 1/2, and 3/4 points of the array. Due to the buffering, XC4000X longline performance does not deteriorate with the larger array sizes. If the longline is split, the resulting partial longlines are independent.

Routing connectivity of the longlines is shown in Figure 27 on page 30.

#### Direct Interconnect (XC4000X only)

The XC4000X offers two direct, efficient and fast connections between adjacent CLBs. These nets facilitate a data flow from the left to the right side of the device, or from the top to the bottom, as shown in Figure 30. Signals routed on the direct interconnect exhibit minimum interconnect propagation delay and use no general routing resources.

The direct interconnect is also present between CLBs and adjacent IOBs. Each IOB on the left and top device edges has a direct path to the nearest CLB. Each CLB on the right and bottom edges of the array has a direct path to the nearest two IOBs, since there are two IOBs for each row or column of CLBs.

The place and route software uses direct interconnect whenever possible, to maximize routing resources and minimize interconnect delays.




Figure 30: XC4000X Direct Interconnect

#### I/O Routing

XC4000 Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines spanning two CLBs (four IOBs), and four longlines. Global lines and Wide Edge Decoder lines are provided. XC4000X devices also include eight octal lines.

A high-level diagram of the VersaRing is shown in Figure 31. The shaded arrows represent routing present only in XC4000X devices.

Figure 33 on page 34 is a detailed diagram of the XC4000E and XC4000X VersaRing. The area shown includes two IOBs. There are two IOBs per CLB row or column, therefore this diagram corresponds to the CLB routing diagram shown in Figure 27 on page 30. The shaded areas represent routing and routing connections present only in XC4000X devices.

#### Octal I/O Routing (XC4000X only)

Between the XC4000X CLB array and the pad ring, eight interconnect tracks provide for versatility in pin assignment and fixed pinout flexibility. (See Figure 32 on page 33.)

These routing tracks are called octals, because they can be broken every eight CLBs (sixteen IOBs) by a programmable buffer that also functions as a splitter switch. The buffers are staggered, so each line goes through a buffer at every eighth CLB location around the device edge.

The octal lines bend around the corners of the device. The lines cross at the corners in such a way that the segment most recently buffered before the turn has the farthest distance to travel before the next buffer, as shown in Figure 32.

6-32 May 14, 1999 (Version 1.6)






Figure 31: High-Level Routing Diagram of XC4000 Series VersaRing (Left Edge) WED = Wide Edge Decoder, IOB = I/O Block (shaded arrows indicate XC4000X only)




Figure 32: XC4000X Octal I/O Routing






Figure 33: Detail of Programmable Interconnect Associated with XC4000 Series IOB (Left Edge)



IOB inputs and outputs interface with the octal lines via the single-length interconnect lines. Single-length lines are also used for communication between the octals and double-length lines, quads, and longlines within the CLB array.

Segmentation into buffered octals was found to be optimal for distributing signals over long distances around the device.

#### **Global Nets and Buffers**

Both the XC4000E and the XC4000X have dedicated global networks. These networks are designed to distribute clocks and other high fanout control signals throughout the devices with minimal skew. The global buffers are described in detail in the following sections. The text descriptions and diagrams are summarized in Table 15. The table shows which CLB and IOB clock pins can be sourced by which global buffers.

In both XC4000E and XC4000X devices, placement of a library symbol called BUFG results in the software choosing the appropriate clock buffer, based on the timing requirements of the design. The detailed information in these sections is included only for reference.

#### Global Nets and Buffers (XC4000E only)

Four vertical longlines in each CLB column are driven exclusively by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The four global lines can be driven by either of two types of global buffers. The clock pins of every CLB and IOB can also be sourced from local interconnect.

Two different types of clock buffers are available in the XC4000E:

- Primary Global Buffers (BUFGP)
- Secondary Global Buffers (BUFGS)

Four Primary Global buffers offer the shortest delay and negligible skew. Four Secondary Global buffers have slightly longer delay and slightly more skew due to potentially heavier loading, but offer greater flexibility when used to drive non-clock CLB inputs.

The Primary Global buffers must be driven by the semi-dedicated pads. The Secondary Global buffers can be sourced by either semi-dedicated pads or internal nets.

Each CLB column has four dedicated vertical Global lines. Each of these lines can be accessed by one particular Primary Global buffer, or by any of the Secondary Global buffers, as shown in Figure 34. Each corner of the device has one Primary buffer and one Secondary buffer.

IOBs along the left and right edges have four vertical global longlines. Top and bottom IOBs can be clocked from the global lines in the adjacent CLB column.

A global buffer should be specified for all timing-sensitive global signal distribution. To use a global buffer, place a BUFGP (primary buffer), BUFGS (secondary buffer), or BUFG (either primary or secondary buffer) element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=L attribute or property to a BUFGS symbol to direct that a buffer be placed in one of the two Secondary Global buffers on the left edge of the device, or a LOC=BL to indicate the Secondary Global buffer on the bottom edge of the device, on the left.

Table 15: Clock Pin Access

|  | XC4   | 000E  |        | XC4000X        |                |                   |  |  |  |  |
|--|-------|-------|--------|----------------|----------------|-------------------|--|--|--|--|
|  | BUFGP | BUFGS | BUFGLS | L & R<br>BUFGE | T & B<br>BUFGE | Inter-<br>connect |  |  |  |  |
| All CLBs in Quadrant   | √     | √     | V      | V              | V              | V                 |  |  |  |  |
| All CLBs in Device   | V     | √     | V      |                |                | V                 |  |  |  |  |
| IOBs on Adjacent Vertical<br>Half Edge                         | √     | V     | 1      | V              | √              | V                 |  |  |  |  |
| IOBs on Adjacent Vertical<br>Full Edge                         | V     | V     | V      | V              |                | V                 |  |  |  |  |
| IOBs on Adjacent Horizontal<br>Half Edge (Direct)              |       |       |        | V              |                | V                 |  |  |  |  |
| IOBs on Adjacent Horizontal<br>Half Edge (through CLB globals) | V     | V     | V      | V              | V              | V                 |  |  |  |  |
| IOBs on Adjacent Horizontal<br>Full Edge (through CLB globals) | V     | V     | V      |                |                | V                 |  |  |  |  |

L = Left, R = Right, T = Top, B = Bottom



**Table 16: Pin Descriptions (Continued)** 

|  | I/O             | I/O           |  |
|--|-----------------|---------------|--|
| Pin Name                               | During Config.  | After Config. | Pin Description  |
| 1 III Italiic                          | oomig.          | Coming.       | These four inputs are used in Asynchronous Peripheral mode. The chip is selected   |
| CSO, CS1,<br>WS, RS                    | ı               | I/O           | when $\overline{\text{CS0}}$ is Low and CS1 is High. While the chip is selected, a Low on Write Strobe $(\overline{\text{WS}})$ loads the data present on the D0 - D7 inputs into the internal data buffer. A Low on Read Strobe $(\overline{\text{RS}})$ changes D7 into a status output — High if Ready, Low if Busy — and drives D0 - D6 High.  In Express mode, CS1 is used as a serial-enable signal for daisy-chaining. $\overline{\text{WS}}$ and $\overline{\text{RS}}$ should be mutually exclusive, but if both are Low simultaneously, the Write Strobe overrides. After configuration, these are user-programmable I/O pins. |
| A0 - A17                               | 0               | I/O           | During Master Parallel configuration, these 18 output pins address the configuration EPROM. After configuration, they are user-programmable I/O pins.  |
| A18 - A21<br>(XC4003XL to<br>XC4085XL) | 0               | I/O           | During Master Parallel configuration with an XC4000X master, these 4 output pins add 4 more bits to address the configuration EPROM. After configuration, they are user-programmable I/O pins. (See Master Parallel Configuration section for additional details.)   |
| D0 - D7                                | I               | I/O           | During Master Parallel and Peripheral configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins.  |
| DIN                                    | I               | I/O           | During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. During Parallel configuration, DIN is the D0 input. After configuration, DIN is a user-programmable I/O pin.   |
| DOUT                                   | 0               | I/O           | During configuration in any mode but Express mode, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input.  In Express modefor XC4000E and XC4000X only, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices. After configuration, DOUT is a user-programmable I/O pin.   |
| Unrestricted U                         | ser-Prog        | rammabl       | e I/O Pins   |
| I/O                                    | Weak<br>Pull-up | I/O           | These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor (25 k $\Omega$ - 100 k $\Omega$ ) that defines the logic level as High.  |

## **Boundary Scan**

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.

The XC4000 Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details

of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset for the control logic, is described in the standard but is not implemented in Xilinx devices.


The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note XAPP 017: "Boundary Scan in XC4000 Devices."

Figure 40 on page 43 shows a simplified block diagram of the XC4000E Input/Output Block with boundary scan implemented. XC4000X boundary scan logic is identical.



**Table 17: Boundary Scan Instructions** 

|   | uction |   | Test<br>Selected   | TDO Source         | I/O Data<br>Source |  |  |
|---|--------|---|--------------------|--------------------|--------------------|--|--|
| 0 | 0      | 0 | EXTEST             | DR                 | DR                 |  |  |
| 0 | 0      | 1 | SAMPLE/PR<br>ELOAD | DR                 | Pin/Logic          |  |  |
| 0 | 1      | 0 | USER 1             | BSCAN.<br>TDO1     | User Logic         |  |  |
| 0 | 1      | 1 | USER 2             | BSCAN.<br>TDO2     | User Logic         |  |  |
| 1 | 0      | 0 | READBACK           | Readback<br>Data   | Pin/Logic          |  |  |
| 1 | 0      | 1 | CONFIGURE          | DOUT               | Disabled           |  |  |
| 1 | 1      | 0 | Reserved           |                    |                    |  |  |
| 1 | 1      | 1 | BYPASS             | Bypass<br>Register | _                  |  |  |



X6075

Figure 42: Boundary Scan Bit Sequence

### **Avoiding Inadvertent Boundary Scan**

If TMS or TCK is used as user I/O, care must be taken to ensure that at least one of these pins is held constant during configuration. In some applications, a situation may occur where TMS or TCK is driven during configuration. This may cause the device to go into boundary scan mode and disrupt the configuration process.

To prevent activation of boundary scan during configuration, do either of the following:

- TMS: Tie High to put the Test Access Port controller in a benign RESET state
- TCK: Tie High or Low—don't toggle this clock input.

For more information regarding boundary scan, refer to the Xilinx Application Note XAPP 017.001, "Boundary Scan in XC4000E Devices."




Figure 43: Boundary Scan Schematic Example

## Configuration

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. XC4000 Series devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The XACT step development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

### **Special Purpose Pins**

Three configuration mode pins (M2, M1, M0) are sampled prior to configuration to determine the configuration mode. After configuration, these pins can be used as auxiliary connections. M2 and M0 can be used as inputs, and M1 can be used as an output. The XACT step development system does not use these resources unless they are explicitly specified in the design entry. This is done by placing a special pad symbol called MD2, MD1, or MD0 instead of the input or output pad symbol.

In XC4000 Series devices, the mode pins have weak pull-up resistors during configuration. With all three mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the mode pins can be left unconnected. (Note, however, that the internal pull-up resistor value can be as high as 100 k $\Omega$ .) After configuration, these pins can individually have weak pull-up or pull-down resistors, as specified in the design. A pull-down resistor value of 4.7 k $\Omega$  is recommended.

These pins are located in the lower left chip corner and are near the readback nets. This location allows convenient routing if compatibility with the XC2000 and XC3000 family conventions of M0/RT, M1/RD is desired.



used), and if RAM is present, the RAM content must be unchanged.

Statistically, one error out of 2048 might go undetected.

#### **Configuration Sequence**

There are four major steps in the XC4000 Series power-up configuration sequence.

- Configuration Memory Clear
- Initialization
- Configuration
- Start-Up

The full process is illustrated in Figure 46.

#### Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When Vcc reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms, and up to 10% longer in the low-voltage devices. The delay is four times as long when in Master Modes (M0 Low), to allow ample time for all slaves to reach a stable Vcc. When all  $\overline{\text{INIT}}$  pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when re-configuring an FPGA by pulsing the  $\overline{\text{PROGRAM}}$  pin




Figure 45: Circuit for Generating CRC-16




Figure 46: Power-up Configuration Sequence

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the PROGRAM pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the NIT input.

#### Initialization

During initialization and configuration, user pins HDC,  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE provide status outputs for the system interface. The outputs  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain  $\overline{INIT}$  pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250  $\mu s$  (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive  $\overline{INIT}$ . Two internal clocks after the  $\overline{INIT}$  pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain, DOUT is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain  $\overline{\text{INIT}}$  pin Low. After all configuration frames have been loaded into an FPGA, DOUT again follows the input data so that the remaining data is passed on to the next device.

#### **Delaying Configuration After Power-Up**

There are two methods of delaying configuration after power-up: put a logic Low on the PROGRAM input, or pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 46 on page 50.)

A Low on the PROGRAM input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as \$\overline{PRO}\$ GRAM is Low, the FPGA keeps clearing its configuration memory. When \$\overline{PROGRAM}\$ goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the \$\overline{INIT}\$ input is not externally held Low. Note that a Low on the \$\overline{PROGRAM}\$ input automatically forces a Low on the \$\overline{INIT}\$ output. The XC4000 Series \$\overline{PROGRAM}\$ pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold  $\overline{INIT}$  Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When  $\overline{INIT}$  is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250  $\mu s$  to make sure that any slaves in the optional daisy chain have seen that  $\overline{INIT}$  is High.

#### Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

Figure 47 describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the STARTUP library symbol.

#### **Start-up Timing**

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence. DONE goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility. DONE can be programmed to go High one CCLK period before or after the I/O become active. Independent of DONE, the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events — DONE going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.



#### Start-up from a User Clock (STARTUP.CLK)

When, instead of CCLK, a user-supplied start-up clock is selected, Q1 is used to bridge the unknown phase relationship between CCLK and the user clock. This arbitration causes an unavoidable one-cycle uncertainty in the timing of the rest of the start-up sequence.

### DONE Goes High to Signal End of Configuration

XC4000 Series devices read the expected length count from the bitstream and store it in an internal register. The length count varies according to the number of devices and the composition of the daisy chain. Each device also counts the number of CCLKs during configuration.

Two conditions have to be met in order for the DONE pin to go high:

- the chip's internal memory must be full, and
- the configuration length count must be met, exactly.

This is important because the counter that determines when the length count is met begins with the very first CCLK, not the first one after the preamble.

Therefore, if a stray bit is inserted before the preamble, or the data source is not ready at the time of the first CCLK, the internal counter that holds the number of CCLKs will be one ahead of the actual number of data bits read. At the end of configuration, the configuration memory will be full, but the number of bits in the internal counter will not match the expected length count.

As a consequence, a Master mode device will continue to send out CCLKs until the internal counter turns over to zero, and then reaches the correct length count a second time. This will take several seconds [2<sup>24</sup> \* CCLK period] — which is sometimes interpreted as the device not configuring at all.

If it is not possible to have the data ready at the time of the first CCLK, the problem can be avoided by increasing the number in the length count by the appropriate value. The *XACT User Guide* includes detailed information about manually altering the length count.

Note that DONE is an open-drain output and does not go High unless an internal pull-up is activated or an external pull-up is attached. The internal pull-up is activated as the default by the bitstream generation software.

#### Release of User I/O After DONE Goes High

By default, the user I/O are released one CCLK cycle after the DONE pin goes High. If CCLK is not clocked after DONE goes High, the outputs remain in their initial state — 3-stated, with a 50 k $\Omega$  - 100 k $\Omega$  pull-up. The delay from DONE High to active user I/O is controlled by an option to the bitstream generation software.

#### Release of Global Set/Reset After DONE Goes High

By default, Global Set/Reset (GSR) is released two CCLK cycles after the DONE pin goes High. If CCLK is not clocked twice after DONE goes High, all flip-flops are held in their initial set or reset state. The delay from DONE High to GSR inactive is controlled by an option to the bitstream generation software.

#### Configuration Complete After DONE Goes High

Three full CCLK cycles are required after the DONE pin goes High, as shown in Figure 47 on page 53. If CCLK is not clocked three times after DONE goes High, readback cannot be initiated and most boundary scan instructions cannot be used.

# **Configuration Through the Boundary Scan Pins**

XC4000 Series devices can be configured through the boundary scan pins. The basic procedure is as follows:

- Power up the FPGA with INIT held Low (or drive the PROGRAM pin Low for more than 300 ns followed by a High while holding INIT Low). Holding INIT Low allows enough time to issue the CONFIG command to the FPGA. The pin can be used as I/O after configuration if a resistor is used to hold INIT Low.
- Issue the CONFIG command to the TMS input
- Wait for INIT to go High
- Sequence the boundary scan Test Access Port to the SHIFT-DR state
- Toggle TCK to clock data into TDI pin.

The user must account for all TCK clock cycles after INIT goes High, as all of these cycles affect the Length Count compare.


For more detailed information, refer to the Xilinx application note XAPP017, "Boundary Scan in XC4000 Devices." This application note also applies to XC4000E and XC4000X devices.



### XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



#### E/EX

|           | Description                                    | 5 | Symbol            | Min | Max | Units |
|-----------|--|---|-------------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 | T <sub>RTRC</sub> | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 | T <sub>RCRT</sub> | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 | T <sub>RCRD</sub> | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 | T <sub>RCRR</sub> | -   | 250 | ns    |
|           | High time                                      | 5 | T <sub>RCH</sub>  | 250 | 500 | ns    |
|           | Low time                                       | 4 | T <sub>RCL</sub>  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

#### XL

|           | Description                                    | 5 | Symbol            | Min | Max | Units |
|-----------|--|---|-------------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 | T <sub>RTRC</sub> | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 | T <sub>RCRT</sub> | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 | T <sub>RCRD</sub> | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 | T <sub>RCRR</sub> | -   | 250 | ns    |
|           | High time                                      | 5 | T <sub>RCH</sub>  | 250 | 500 | ns    |
|           | Low time                                       | 4 | T <sub>RCL</sub>  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.



#### Synchronous Peripheral Mode

Synchronous Peripheral mode can also be considered Slave Parallel mode. An external signal drives the CCLK input(s) of the FPGA(s). The first byte of parallel configuration data must be available at the Data inputs of the lead FPGA a short setup time before the rising CCLK edge. Subsequent data bytes are clocked in on every eighth consecutive rising CCLK edge.

The same CCLK edge that accepts data, also causes the RDY/BUSY output to go High for one CCLK period. The pin name is a misnomer. In Synchronous Peripheral mode it is really an ACKNOWLEDGE signal. Synchronous operation does not require this response, but it is a meaningful signal for test purposes. Note that RDY/BUSY is pulled High with a high-impedance pullup prior to  $\overline{\text{INIT}}$  going High.

The lead FPGA serializes the data and presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In order to complete the serial shift operation, 10 additional CCLK rising edges are required after the last data byte has been loaded, plus one more CCLK cycle for each daisy-chained device.

Synchronous Peripheral mode is selected by a <011> on the mode pins (M2, M1, M0).




Figure 56: Synchronous Peripheral Mode Circuit Diagram

6-64



## **Product Availability**

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

Table 24: Component Availability Chart for XC4000XL FPGAs

|             | PINS       | 84             | 100            | 100            | 144            | 144                | 160               | 160            | 176            | 176                | 208               | 208            | 240               | 240            | 256           | 299           | 304               | 352           | 411           | 432           | 475           | 559           | 560           |
|-------------|------------|----------------|----------------|----------------|----------------|--------------------|-------------------|----------------|----------------|--------------------|-------------------|----------------|-------------------|----------------|---------------|---------------|-------------------|---------------|---------------|---------------|---------------|---------------|---------------|
|             |            |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
| Т           | YPE        | Plast.<br>PLCC | Plast.<br>PQFP | Plast.<br>VQFP | Plast.<br>TQFP | High-Perf.<br>TQFP | High-Perf.<br>QFP | Plast.<br>PQFP | Plast.<br>TQFP | High-Perf.<br>TQFP | High-Perf.<br>QFP | Plast.<br>PQFP | High-Perf.<br>QFP | Plast.<br>PQFP | Plast.<br>BGA | Ceram.<br>PGA | High-Perf.<br>QFP | Plast.<br>BGA | Ceram.<br>PGA | Plast.<br>BGA | Ceram.<br>PGA | Ceram.<br>PGA | Plast.<br>BGA |
| CC          | ODE        | PC84           | PQ100          | VQ100          | TQ144          | HT144              | HQ160             | PQ160          | TQ176          | HT176              | HQ208             | PQ208          | HQ240             | PQ240          | BG256         | PG299         | HQ304             | BG352         | PG411         | BG432         | PG475         | PG559         | BG560         |
|             | -3         | СІ             | СІ             | СІ             |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
| XC4002XL    | -2         | СІ             | СІ             | СІ             |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
| XO4002XL    | -1         | СІ             | СІ             | СІ             |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|             | -09C       | С              | С              | С              |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|             | -3         | СІ             | СІ             | СІ             | СІ             |                    |                   | СІ             |                |                    |                   | СІ             |                   |                |               |               |                   |               |               |               |               |               |               |
| XC4005XL    | -2         | CI             | С              | CI             | CI             |                    |                   | CI             |                |                    |                   | CI             |                   |                |               |               |                   |               |               |               |               |               |               |
|             | -1<br>-09C | C I            | CI             | C I            | C I            |                    |                   | C I            |                |                    |                   | C I            |                   |                |               |               |                   |               |               |               |               |               |               |
|             | -3         | CI             | CI             |                | CI             |                    |                   | CI             | СІ             |                    |                   | CI             |                   |                | СІ            |               |                   |               |               |               |               |               |               |
| XC4010XL    | -2         | СІ             | СІ             |                | СІ             |                    |                   | СІ             | CI             |                    |                   | CI             |                   |                | CI            |               |                   |               |               |               |               |               |               |
| AC40 IUAL   | -1         | СІ             | СІ             |                | СІ             |                    |                   | СІ             | СІ             |                    |                   | СІ             |                   |                | CI            |               |                   |               |               |               |               |               |               |
|             | -09C       | С              | С              |                | С              |                    |                   | С              | С              |                    |                   | С              |                   |                | С             |               |                   |               |               |               |               |               |               |
|             | -3<br>-2   |                |                |                |                | CI                 |                   | CI             |                | CI                 |                   | CI<br>CI       |                   | CI             | CI            |               |                   |               |               |               |               |               |               |
| XC4013XL    | -1         |                |                |                |                | CI                 |                   | CI             |                | CI                 |                   | CI             |                   | CI             | CI            |               |                   |               |               |               |               |               |               |
| AC4013AL    | -09C       |                |                |                |                | C                  |                   | C              |                | C                  |                   | C              |                   | C              | C             |               |                   |               |               |               |               |               |               |
|             | -08C       |                |                |                |                | С                  |                   | С              |                | С                  |                   | С              |                   | С              | С             |               |                   |               |               |               |               |               |               |
|             | -3         |                |                |                |                | СІ                 |                   | CI             |                | CI                 |                   | СІ             |                   | CI             | СІ            |               |                   |               |               |               |               |               |               |
| XC4020XL    | -2         |                |                |                |                | СІ                 |                   | СІ             |                | СІ                 |                   | СІ             |                   | СІ             | СІ            |               |                   |               |               |               |               |               |               |
| AC4020AL    | -1         |                |                |                |                | СІ                 |                   | СІ             |                | СІ                 |                   | СІ             |                   | CI             | СІ            |               |                   |               |               |               |               |               |               |
|             | -09C       |                |                |                |                | С                  |                   | С              |                | С                  |                   | С              |                   | С              | С             |               |                   |               |               |               |               |               |               |
|             | -3         |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                | CI            | CI            | CI                | CI            |               |               |               |               |               |
| XC4028XL    | -2<br>-1   |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                | CI            | CI            | CI                | CI            |               |               |               |               |               |
|             | -09C       |                |                |                |                |                    | C                 |                |                |                    | C                 |                | С                 |                | С             | С             | C                 | C             |               |               |               |               |               |
|             | -3         |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                |               |               | CI                | CI            | СІ            | CI            |               |               |               |
|             | -2         |                |                |                |                |                    | СІ                |                |                |                    | СІ                |                | С                 |                |               |               | CI                | CI            | CI            | СІ            |               |               |               |
| XC4036XL    | -1         |                |                |                |                |                    | СІ                |                |                |                    | СІ                |                | СІ                |                |               |               | СІ                | СІ            | СІ            | СІ            |               |               |               |
|             | -09C       |                |                |                |                |                    | O                 |                |                |                    | С                 |                | С                 |                |               |               | С                 | С             | С             | С             |               |               |               |
|             | -08C       |                |                |                |                |                    | С                 |                |                |                    | С                 |                | С                 |                |               |               | С                 | С             | С             | С             |               |               |               |
|             | -3         |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                |               |               | CI                | CI            | CI            | CI            |               |               |               |
| XC4044XL    | -2<br>-1   |                |                |                |                |                    | CI                |                |                |                    | CI                |                | CI                |                |               |               | CI                | CI            | CI            | CI            |               |               |               |
| -           | -09C       |                |                |                |                |                    | С                 |                |                |                    | С                 |                | С                 |                |               |               | С                 | C             | С             | С             |               |               |               |
|             | -3         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                | <u> </u>      | CI            | CI            |               |               | СІ            |
| VC4050VI    | -2         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                |               | CI            | CI            |               |               | CI            |
| XC4052XL    | -1         |                |                |                |                |                    |                   |                |                |                    |                   |                | СІ                |                |               |               | СІ                |               | СІ            | СІ            |               |               | СІ            |
|             | -09C       |                |                |                |                |                    |                   |                |                |                    |                   |                | С                 |                |               |               | С                 |               | С             | С             |               |               | С             |
|             | -3         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                |               |               | CI            | CI            |               | CI            |
| VO4000V!    | -2         |                |                |                |                |                    |                   |                |                |                    |                   |                | CI                |                |               |               | CI                |               |               | CI            | CI            |               | CI            |
| XC4062XL    | -1<br>-09C |                |                |                |                |                    |                   |                |                |                    |                   |                | C1                |                |               |               | CI                |               |               | C I           | C I           |               | CI<br>C       |
| -           | -09C       |                |                |                |                |                    |                   |                |                |                    |                   |                | С                 |                | -             |               | С                 |               |               | С             | С             |               | С             |
|             | -3         |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | CI            |               | CI            | CI            |
| \\ <b>0</b> | -2         |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | CI            |               | CI            | CI            |
| XC4085XL    | -1         |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | CI            |               | CI            | CI            |
|             | -09C       |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | С             |               | С             | С             |
| 1/29/99     | 550        |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | J             |               |               |               |

1/29/99

 $C = Commercial \ T_J = 0^{\circ} \ to \ +85^{\circ}C$ 

I= Industrial  $T_J = -40^{\circ}C$  to  $+100^{\circ}C$