



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--------------------------------------------------------------|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2304 |
| Number of Logic Elements/Cells | 5472 |
| Total RAM Bits | 73728 |
| Number of I/O | 352 |
| Number of Gates | 62000 |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 432-LBGA Exposed Pad, Metal |
| Supplier Device Package | 432-MBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc4062xl-1bg432c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



XC4000E and XC4000X Series Compared to the XC4000

For readers already familiar with the XC4000 family of Xilinx Field Programmable Gate Arrays, the major new features in the XC4000 Series devices are listed in this section. The biggest advantages of XC4000E and XC4000X devices are significantly increased system speed, greater capacity, and new architectural features, particularly Select-RAM memory. The XC4000X devices also offer many new routing features, including special high-speed clock buffers that can be used to capture input data with minimal delay.

Any XC4000E device is pinout- and bitstream-compatible with the corresponding XC4000 device. An existing XC4000 bitstream can be used to program an XC4000E device. However, since the XC4000E includes many new features, an XC4000E bitstream cannot be loaded into an XC4000 device.

XC4000X Series devices are not bitstream-compatible with equivalent array size devices in the XC4000 or XC4000E families. However, equivalent array size devices, such as the XC4025, XC4025E, XC4028EX, and XC4028XL, are pinout-compatible.

Improvements in XC4000E and XC4000X

Increased System Speed

XC4000E and XC4000X devices can run at synchronous system clock rates of up to 80 MHz, and internal performance can exceed 150 MHz. This increase in performance over the previous families stems from improvements in both device processing and system architecture. XC4000 Series devices use a sub-micron multi-layer metal process. In addition, many architectural improvements have been made, as described below.

The XC4000XL family is a high performance 3.3V family based on 0.35μ SRAM technology and supports system speeds to 80 MHz.

PCI Compliance

XC4000 Series -2 and faster speed grades are fully PCI compliant. XC4000E and XC4000X devices can be used to implement a one-chip PCI solution.

Carry Logic

The speed of the carry logic chain has increased dramatically. Some parameters, such as the delay on the carry chain through a single CLB (TBYP), have improved by as

much as 50% from XC4000 values. See "Fast Carry Logic" on page 18 for more information.

Select-RAM Memory: Edge-Triggered, Synchronous RAM Modes

The RAM in any CLB can be configured for synchronous, edge-triggered, write operation. The read operation is not affected by this change to an edge-triggered write.

Dual-Port RAM

A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write.

The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.

Configurable RAM Content

The RAM content can now be loaded at configuration time, so that the RAM starts up with user-defined data.

H Function Generator

In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.

IOB Clock Enable

The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.

Output Drivers

The output pull-up structure defaults to a TTL-like totem-pole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc, just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to Vcc. Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to Vcc, whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below Vcc.

Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



Input Thresholds

The input thresholds of 5V devices can be globally configured for either TTL (1.2 V threshold) or CMOS (2.5 V threshold), just like XC2000 and XC3000 inputs. The two global adjustments of input threshold and output level are independent of each other. The XC4000XL family has an input threshold of 1.6V, compatible with both 3.3V CMOS and TTL levels.

Global Signal Access to Logic

There is additional access from global clocks to the F and G function generator inputs.

Configuration Pin Pull-Up Resistors

During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors. A pull-down resistor value of $4.7~\mathrm{k}\Omega$ is recommended.

The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors after configuration.

The PROGRAM input pin has a permanent weak pull-up.

Soft Start-up

Like the XC3000A, XC4000 Series devices have "Soft Start-up." When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. This feature avoids potential ground bounce when all outputs are turned on simultaneously. Immediately after start-up, the slew rate of the individual outputs is, as in the XC4000 family, determined by the individual configuration option.

XC4000 and XC4000A Compatibility

Existing XC4000 bitstreams can be used to configure an XC4000E device. XC4000A bitstreams must be recompiled for use with the XC4000E due to improved routing resources, although the devices are pin-for-pin compatible.

Additional Improvements in XC4000X Only

Increased Routing

New interconnect in the XC4000X includes twenty-two additional vertical lines in each column of CLBs and twelve new horizontal lines in each row of CLBs. The twelve "Quad Lines" in each CLB row and column include optional repowering buffers for maximum speed. Additional high-performance routing near the IOBs enhances pin flexibility.

Faster Input and Output

A fast, dedicated early clock sourced by global clock buffers is available for the IOBs. To ensure synchronization with the regular global clocks, a Fast Capture latch driven by the early clock is available. The input data can be initially loaded into the Fast Capture latch with the early clock, then transferred to the input flip-flop or latch with the low-skew global clock. A programmable delay on the input can be used to avoid hold-time requirements. See "IOB Input Signals" on page 20 for more information.

Latch Capability in CLBs

Storage elements in the XC4000X CLB can be configured as either flip-flops or latches. This capability makes the FPGA highly synthesis-compatible.

IOB Output MUX From Output Clock

A multiplexer in the IOB allows the output clock to select either the output data or the IOB clock enable as the output to the pad. Thus, two different data signals can share a single output pad, effectively doubling the number of device outputs without requiring a larger, more expensive package. This multiplexer can also be configured as an AND-gate to implement a very fast pin-to-pin path. See "IOB Output Signals" on page 23 for more information.

Additional Address Bits

Larger devices require more bits of configuration data. A daisy chain of several large XC4000X devices may require a PROM that cannot be addressed by the eighteen address bits supported in the XC4000E. The XC4000X Series therefore extends the addressing in Master Parallel configuration mode to 22 bits.



Detailed Functional Description

XC4000 Series devices achieve high speed through advanced semiconductor technology and improved architecture. The XC4000E and XC4000X support system clock rates of up to 80 MHz and internal performance in excess of 150 MHz. Compared to older Xilinx FPGA families, XC4000 Series devices are more powerful. They offer on-chip edge-triggered and dual-port RAM, clock enables on I/O flip-flops, and wide-input decoders. They are more versatile in many applications, especially those involving RAM. Design cycles are faster due to a combination of increased routing resources and more sophisticated software.

Basic Building Blocks

Xilinx user-programmable gate arrays include two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.

Three other types of circuits are also available:

- 3-State buffers (TBUFs) driving horizontal longlines are associated with each CLB.
- Wide edge decoders are available around the periphery of each device.
- An on-chip oscillator is provided.

Programmable interconnect resources provide routing paths to connect the inputs and outputs of these configurable elements to the appropriate networks.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA. Each of these available circuits is described in this section.

Configurable Logic Blocks (CLBs)

Configurable Logic Blocks implement most of the logic in an FPGA. The principal CLB elements are shown in Figure 1. Two 4-input function generators (F and G) offer unrestricted versatility. Most combinatorial logic functions need four or fewer inputs. However, a third function generator (H) is provided. The H function generator has three inputs. Either zero, one, or two of these inputs can be the outputs of F and G; the other input(s) are from outside the CLB. The CLB can, therefore, implement certain functions of up to nine variables, like parity check or expandable-identity comparison of two sets of four inputs.

Each CLB contains two storage elements that can be used to store the function generator outputs. However, the storage elements and function generators can also be used independently. These storage elements can be configured as flip-flops in both XC4000E and XC4000X devices; in the XC4000X they can optionally be configured as latches. DIN can be used as a direct input to either of the two storage elements. H1 can drive the other through the H function generator. Function generator outputs can also drive two outputs independent of the storage element outputs. This versatility increases logic capacity and simplifies routing.

Thirteen CLB inputs and four CLB outputs provide access to the function generators and storage elements. These inputs and outputs connect to the programmable interconnect resources outside the block.

Function Generators

Four independent inputs are provided to each of two function generators (F1 - F4 and G1 - G4). These function generators, with outputs labeled F' and G', are each capable of implementing any arbitrarily defined Boolean function of four inputs. The function generators are implemented as memory look-up tables. The propagation delay is therefore independent of the function implemented.

A third function generator, labeled H', can implement any Boolean function of its three inputs. Two of these inputs can optionally be the F' and G' functional generator outputs. Alternatively, one or both of these inputs can come from outside the CLB (H2, H0). The third input must come from outside the block (H1).

Signals from the function generators can exit the CLB on two outputs. F' or H' can be connected to the X output. G' or H' can be connected to the Y output.

A CLB can be used to implement any of the following functions:

- any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables¹
- any single function of five variables
- any function of four variables together with some functions of six variables
- · some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

^{1.} When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.






Figure 7: 16x1 Edge-Triggered Dual-Port RAM

Figure 8 shows the write timing for level-sensitive, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port level-sensitive mode are shown in Table 7.

Figure 9 and Figure 10 show block diagrams of a CLB configured as 16x2 and 32x1 level-sensitive, single-port RAM.

Initializing RAM at Configuration

Both RAM and ROM implementations of the XC4000 Series devices are initialized during configuration. The initial contents are defined via an INIT attribute or property

attached to the RAM or ROM symbol, as described in the schematic library guide. If not defined, all RAM contents are initialized to all zeros, by default.

RAM initialization occurs only during configuration. The RAM content is not affected by Global Set/Reset.

Table 7: Single-Port Level-Sensitive RAM Signals

| RAM Signal | CLB Pin | Function |
|------------|----------------|--------------|
| D | D0 or D1 | Data In |
| A[3:0] | F1-F4 or G1-G4 | Address |
| WE | WE | Write Enable |
| 0 | F' or G' | Data Out |




Figure 8: Level-Sensitive RAM Write Timing

May 14, 1999 (Version 1.6)






Figure 15: Simplified Block Diagram of XC4000E IOB




Figure 16: Simplified Block Diagram of XC4000X IOB (shaded areas indicate differences from XC4000E)



Output Multiplexer/2-Input Function Generator (XC4000X only)

As shown in Figure 16 on page 21, the output path in the XC4000X IOB contains an additional multiplexer not available in the XC4000E IOB. The multiplexer can also be configured as a 2-input function generator, implementing a pass-gate, AND-gate, OR-gate, or XOR-gate, with 0, 1, or 2 inverted inputs. The logic used to implement these functions is shown in the upper gray area of Figure 16.

When configured as a multiplexer, this feature allows two output signals to time-share the same output pad; effectively doubling the number of device outputs without requiring a larger, more expensive package.

When the MUX is configured as a 2-input function generator, logic can be implemented within the IOB itself. Combined with a Global Early buffer, this arrangement allows very high-speed gating of a single signal. For example, a wide decoder can be implemented in CLBs, and its output gated with a Read or Write Strobe Driven by a BUFGE buffer, as shown in Figure 19. The critical-path pin-to-pin delay of this circuit is less than 6 nanoseconds.

As shown in Figure 16, the IOB input pins Out, Output Clock, and Clock Enable have different delays and different flexibilities regarding polarity. Additionally, Output Clock sources are more limited than the other inputs. Therefore, the Xilinx software does not move logic into the IOB function generators unless explicitly directed to do so.

The user can specify that the IOB function generator be used, by placing special library symbols beginning with the letter "O." For example, a 2-input AND-gate in the IOB function generator is called OAND2. Use the symbol input pin labelled "F" for the signal on the critical path. This signal is placed on the OK pin — the IOB input with the shortest delay to the function generator. Two examples are shown in Figure 20.




Figure 19: Fast Pin-to-Pin Path in XC4000X



Figure 20: AND & MUX Symbols in XC4000X IOB

Other IOB Options

There are a number of other programmable options in the XC4000 Series IOB.

Pull-up and Pull-down Resistors

Programmable pull-up and pull-down resistors are useful for tying unused pins to Vcc or Ground to minimize power consumption and reduce noise sensitivity. The configurable pull-up resistor is a p-channel transistor that pulls to Vcc. The configurable pull-down resistor is an n-channel transistor that pulls to Ground.

The value of these resistors is 50 k Ω – 100 k Ω . This high value makes them unsuitable as wired-AND pull-up resistors.

The pull-up resistors for most user-programmable IOBs are active during the configuration process. See Table 22 on page 58 for a list of pins with pull-ups active before and during configuration.

After configuration, voltage levels of unused pads, bonded or un-bonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULLDOWN library component to the net attached to the pad.

Independent Clocks

Separate clock signals are provided for the input and output flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent, except that in the XC4000X, the Fast Capture latch shares an IOB input with the output clock pin.

Early Clock for IOBs (XC4000X only)

Special early clocks are available for IOBs. These clocks are sourced by the same sources as the Global Low-Skew buffers, but are separately buffered. They have fewer loads and therefore less delay. The early clock can drive either the IOB output clock or the IOB input clock, or both. The early clock allows fast capture of input data, and fast clock-to-output on output data. The Global Early buffers that drive these clocks are described in "Global Nets and Buffers (XC4000X only)" on page 37.

Global Set/Reset

As with the CLB registers, the Global Set/Reset signal (GSR) can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set

Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



The oscillator output is optionally available after configuration. Any two of four resynchronized taps of a built-in divider are also available. These taps are at the fourth, ninth, fourteenth and nineteenth bits of the divider. Therefore, if the primary oscillator output is running at the nominal 8 MHz, the user has access to an 8 MHz clock, plus any two of 500 kHz, 16kHz, 490Hz and 15Hz (up to 10% lower for low-voltage devices). These frequencies can vary by as much as -50% or +25%.

These signals can be accessed by placing the OSC4 library element in a schematic or in HDL code (see Figure 24).

The oscillator is automatically disabled after configuration if the OSC4 symbol is not used in the design.

Programmable Interconnect

All internal connections are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing resources is provided to achieve efficient automated routing.

The XC4000E and XC4000X share a basic interconnect structure. XC4000X devices, however, have additional routing not available in the XC4000E. The extra routing resources allow high utilization in high-capacity devices. All XC4000X-specific routing resources are clearly identified throughout this section. Any resources not identified as XC4000X-specific are present in all XC4000 Series devices.

This section describes the varied routing resources available in XC4000 Series devices. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design.

Interconnect Overview

There are several types of interconnect.

- CLB routing is associated with each row and column of the CLB array.
- IOB routing forms a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the internal logic blocks.

 Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

Five interconnect types are distinguished by the relative length of their segments: single-length lines, double-length lines, quad and octal lines (XC4000X only), and longlines. In the XC4000X, direct connects allow fast data flow between adjacent CLBs, and between IOBs and CLBs.

Extra routing is included in the IOB pad ring. The XC4000X also includes a ring of octal interconnect lines near the IOBs to improve pin-swapping and routing to locked pins.

XC4000E/X devices include two types of global buffers. These global buffers have different properties, and are intended for different purposes. They are discussed in detail later in this section.

CLB Routing Connections

A high-level diagram of the routing resources associated with one CLB is shown in Figure 25. The shaded arrows represent routing present only in XC4000X devices.

Table 14 shows how much routing of each type is available in XC4000E and XC4000X CLB arrays. Clearly, very large designs, or designs with a great deal of interconnect, will route more easily in the XC4000X. Smaller XC4000E designs, typically requiring significantly less interconnect, do not require the additional routing.

Figure 27 on page 30 is a detailed diagram of both the XC4000E and the XC4000X CLB, with associated routing. The shaded square is the programmable switch matrix, present in both the XC4000E and the XC4000X. The L-shaped shaded area is present only in XC4000X devices. As shown in the figure, the XC4000X block is essentially an XC4000E block with additional routing.

CLB inputs and outputs are distributed on all four sides, providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation.






Figure 33: Detail of Programmable Interconnect Associated with XC4000 Series IOB (Left Edge)






Figure 34: XC4000E Global Net Distribution




Figure 35: XC4000X Global Net Distribution

6-36 May 14, 1999 (Version 1.6)



Figure 41 on page 44 is a diagram of the XC4000 Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

XC4000 Series devices can also be configured through the boundary scan logic. See "Readback" on page 55.

Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-State Control. Non-IOB pins have appropriate partial bit population for In or Out only. PROGRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the

data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).




Figure 40: Block Diagram of XC4000E IOB with Boundary Scan (some details not shown). XC4000X Boundary Scan Logic is Identical.



Setting CCLK Frequency

For Master modes, CCLK can be generated in either of two frequencies. In the default slow mode, the frequency ranges from 0.5 MHz to 1.25 MHz for XC4000E and XC4000EX devices and from 0.6 MHz to 1.8 MHz for XC4000XL devices. In fast CCLK mode, the frequency ranges from 4 MHz to 10 MHz for XC4000E/EX devices and from 5 MHz to 15 MHz for XC4000XL devices. The frequency is selected by an option when running the bitstream generation software. If an XC4000 Series Master is driving an XC3000- or XC2000-family slave, slow CCLK mode must be used. In addition, an XC4000XL device driving a XC4000E or XC4000EX should use slow mode. Slow mode is the default

Table 19: XC4000 Series Data Stream Formats

| Data Type | All Other Modes (D0) |
|--------------------|-------------------------|
| Fill Byte | 11111111b |
| Preamble Code | 0010b |
| Length Count | COUNT(23:0) |
| Fill Bits | 1111b |
| Start Field | Ob |
| Data Frame | DATA(n-1:0) |
| CRC or Constant | xxxx (CRC) |
| Field Check | or 0110b |
| Extend Write Cycle | _ |
| Postamble | 01111111b |
| Start-Up Bytes | xxh |
| Legend: | |
| Not shaded | Once per bitstream |
| Light | Once per data frame |
| Dark | Once per device |

Data Stream Format

The data stream ("bitstream") format is identical for all configuration modes.

The data stream formats are shown in Table 19. Bit-serial data is read from left to right, and byte-parallel data is effectively assembled from this serial bitstream, with the first bit in each byte assigned to D0.

The configuration data stream begins with a string of eight ones, a preamble code, followed by a 24-bit length count and a separator field of ones. This header is followed by the actual configuration data in frames. The length and number of frames depends on the device type (see Table 20 and Table 21). Each frame begins with a start field and ends with an error check. A postamble code is required to signal the end of data for a single device. In all cases, additional start-up bytes of data are required to provide four clocks for the startup sequence at the end of configuration. Long daisy chains require additional startup bytes to shift the last data through the chain. All startup bytes are don't-cares; these bytes are not included in bitstreams created by the Xilinx software.

A selection of CRC or non-CRC error checking is allowed by the bitstream generation software. The non-CRC error checking tests for a designated end-of-frame field for each frame. For CRC error checking, the software calculates a running CRC and inserts a unique four-bit partial check at the end of each frame. The 11-bit CRC check of the last frame of an FPGA includes the last seven data bits.

Detection of an error results in the suspension of data loading and the pulling down of the $\overline{\text{INIT}}$ pin. In Master modes, CCLK and address signals continue to operate externally. The user must detect $\overline{\text{INIT}}$ and initialize a new configuration by pulsing the $\overline{\text{PROGRAM}}$ pin Low or cycling Vcc.

Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 47, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bitstream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks

received since $\overline{\text{INIT}}$ went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 48. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK SYNC or UCLK SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK_NOSYNC or UCLK_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

Start-up from CCLK

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 47 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.







Figure 47: Start-up Timing



XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



E/EX

| | Description | 5 | Symbol | Min | Max | Units |
|-----------|------------------------------------------------|---|-------------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 | T _{RTRC} | 200 | - | ns |
| | rdbk.TRIG hold to initiate and abort Readback | 2 | T _{RCRT} | 50 | - | ns |
| rdclk.1 | rdbk.DATA delay | 7 | T _{RCRD} | - | 250 | ns |
| | rdbk.RIP delay | 6 | T _{RCRR} | - | 250 | ns |
| | High time | 5 | T _{RCH} | 250 | 500 | ns |
| | Low time | 4 | T _{RCL} | 250 | 500 | ns |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

XL

| | Description | 5 | Symbol | Min | Max | Units |
|-----------|------------------------------------------------|---|-------------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 | T _{RTRC} | 200 | - | ns |
| | rdbk.TRIG hold to initiate and abort Readback | 2 | T _{RCRT} | 50 | - | ns |
| rdclk.1 | rdbk.DATA delay | 7 | T _{RCRD} | - | 250 | ns |
| | rdbk.RIP delay | 6 | T _{RCRR} | - | 250 | ns |
| | High time | 5 | T _{RCH} | 250 | 500 | ns |
| | Low time | 4 | T _{RCL} | 250 | 500 | ns |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.



Table 22: Pin Functions During Configuration

| | CONFIGURATION MODE <m2:m1:m0></m2:m1:m0> | | | | | | | | | | | | | |
|----------------------------|------------------------------------------|---------------------------------|----------------------------|------------------------------------|----------------------------------|-------------------|--|--|--|--|--|--|--|--|
| SLAVE SERIAL <1:1:1> | MASTER SERIAL <0:0:0> | SYNCH. PERIPHERAL <0:1:1> | ASYNCH. PERIPHERAL <1:0:1> | MASTER PARALLEL DOWN <1:1:0> | MASTER PARALLEL UP <1:0:0> | USER OPERATION | | | | | | | | |
| M2(HIGH) (I) | M2(LOW) (I) | M2(LOW) (I) | M2(HIGH) (I) | M2(HIGH) (I) | M2(HIGH) (I) | (I) | | | | | | | | |
| M1(HIGH) (I) | M1(LOW) (I) | M1(HIGH) (I) | M1(LOW) (I) | M1(HIGH) (I) | M1(LOW) (I) | (O) | | | | | | | | |
| M0(HIGH) (I) | M0(LOW) (I) | M0(HIGH) (I) | M0(HIGH) (I) | M0(LOW) (I) | M0(LOW) (I) | (I) | | | | | | | | |
| HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | I/O | | | | | | | | |
| LDC (LOW) | LDC (LOW) | LDC (LOW) | LDC (LOW) | LDC (LOW) | LDC (LOW) | I/O | | | | | | | | |
| ĪNIT | ĪNIT | ĪNIT | ĪNIT | ĪNIT | ĪNIT | I/O | | | | | | | | |
| DONE | DONE | DONE | DONE | DONE | DONE | DONE | | | | | | | | |
| PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM | | | | | | | | |
| CCLK (I) | CCLK (O) | CCLK (I) | CCLK (O) | CCLK (O) | CCLK (O) | CCLK (I) | | | | | | | | |
| | | RDY/BUSY (O) | RDY/BUSY (O) | RCLK (O) | RCLK (O) | I/O | | | | | | | | |
| | | | RS (I) | | | I/O | | | | | | | | |
| | | | CSO (I) | | | I/O | | | | | | | | |
| | | DATA 7 (I) | DATA 7 (I) | DATA 7 (I) | DATA 7 (I) | I/O | | | | | | | | |
| | | DATA 6 (I) | DATA 6 (I) | DATA 6 (I) | DATA 6 (I) | I/O | | | | | | | | |
| | | DATA 5 (I) | DATA 5 (I) | DATA 5 (I) | DATA 5 (I) | I/O | | | | | | | | |
| | | DATA 4 (I) | DATA 4 (I) | DATA 4 (I) | DATA 4 (I) | I/O | | | | | | | | |
| | | DATA 3 (I) | DATA 3 (I) | DATA 3 (I) | DATA 3 (I) | I/O | | | | | | | | |
| | | DATA 2 (I) | DATA 2 (I) | DATA 2 (I) | DATA 2 (I) | I/O | | | | | | | | |
| | | DATA 1 (I) | DATA 1 (I) | DATA 1 (I) | DATA 1 (I) | I/O | | | | | | | | |
| DIN (I) | DIN (I) | DATA 0 (I) | DATA 0 (I) | DATA 0 (I) | DATA 0 (I) | I/O | | | | | | | | |
| DOUT | DOUT | DOUT | DOUT | DOUT DOUT | | SGCK4-GCK6-I/O | | | | | | | | |
| TDI | TDI | TDI | TDI | TDI | TDI | TDI-I/O | | | | | | | | |
| TCK | TCK | TCK | TCK | TCK | TCK | TCK-I/O | | | | | | | | |
| TMS | TMS | TMS | TMS | TMS | TMS | TMS-I/O | | | | | | | | |
| TDO | TDO | TDO | TDO | TDO | TDO | TDO-(O) | | | | | | | | |
| | | | WS (I) | A0 | A0 | I/O | | | | | | | | |
| | | | | A1 | A1 | PGCK4-GCK7-I/O | | | | | | | | |
| | | | CS1 | A2 | A2 | I/O | | | | | | | | |
| | | | | A3 | A3 | I/O | | | | | | | | |
| | | | | A4 | A4 | I/O | | | | | | | | |
| | | | | A5 | A5 | I/O | | | | | | | | |
| | | | | A6 | A6 | I/O | | | | | | | | |
| | | | | A7 | A7 | I/O | | | | | | | | |
| | | | | A8 | A8 | I/O | | | | | | | | |
| | | | | A9 | A9 | I/O | | | | | | | | |
| | | | | A10 | A10 | I/O | | | | | | | | |
| | | | | A11 | A11 | I/O | | | | | | | | |
| | | | | A12 | A12 | I/O | | | | | | | | |
| | | | | A13 | A13 | I/O | | | | | | | | |
| | | | | A14 | A14 | I/O | | | | | | | | |
| | | | | A15 | A15 | SGCK1-GCK8-I/O | | | | | | | | |
| | | | | A16 | A16 | PGCK1-GCK1-I/O | | | | | | | | |
| | | | | A17 | A17 | I/O | | | | | | | | |
| | | | | A18* | A18* | I/O | | | | | | | | |
| | | | | A19* | A19* | I/O | | | | | | | | |
| | | | | A20* | A20* | I/O | | | | | | | | |
| | | | | A21* | A21* | I/O | | | | | | | | |
| | | | | | | ALL OTHERS | | | | | | | | |



Table 23: Pin Functions During Configuration

| | | CONFIGURATION | MODE <m2:m1:n< th=""><th>Л0></th><th></th><th></th></m2:m1:n<> | Л0> | | |
|----------------------------|-----------------------------|----------------------------------|-------------------------------------------------------------------|--------------|--------------|----------------|
| SLAVE SERIAL <1:1:1> | MASTER SERIAL <0:0:0> | MASTER PARALLEL UP <1:0:0> | USER OPERATION | | | |
| M2(HIGH) (I) | M2(LOW) (I) | M2(LOW) (I) | M2(HIGH) (I) | M2(HIGH) (I) | M2(HIGH) (I) | (I) |
| M1(HIGH) (I) | M1(LOW) (I) | M1(HIGH) (I) | M1(LOW) (I) | M1(HIGH) (I) | M1(LOW) (I) | (O) |
| M0(HIGH) (I) | M0(LOW) (I) | M0(HIGH) (I) | M0(HIGH) (I) | M0(LOW) (I) | M0(LOW) (I) | (I) |
| HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | I/O |
| LDC (LOW) | LDC (LOW) | LDC (LOW) | LDC (LOW) | LDC (LOW) | LDC (LOW) | I/O |
| ĪNIT | ĪNIT | ĪNĪT | ĪNIT | ĪNIT | ĪNIT | I/O |
| DONE | DONE | DONE | DONE | DONE | DONE | DONE |
| PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM |
| CCLK (I) | CCLK (O) | CCLK (I) | CCLK (O) | CCLK (O) | CCLK (O) | CCLK (I) |
| | | RDY/BUSY (O) | RDY/BUSY (O) | RCLK (O) | RCLK (O) | I/O |
| | | | RS (I) | | | I/O |
| | | | CSO (I) | | | I/O |
| | | DATA 7 (I) | DATA 7 (I) | DATA 7 (I) | DATA 7 (I) | I/O |
| | | DATA 6 (I) | DATA 6 (I) | DATA 6 (I) | DATA 6 (I) | I/O |
| | | DATA 5 (I) | DATA 5 (I) | DATA 5 (I) | DATA 5 (I) | I/O |
| | | DATA 4 (I) | DATA 4 (I) | DATA 4 (I) | DATA 4 (I) | I/O |
| | | DATA 3 (I) | DATA 3 (I) | DATA 3 (I) | DATA 3 (I) | I/O |
| | | DATA 2 (I) | DATA 2 (I) | DATA 2 (I) | DATA 2 (I) | I/O |
| | | DATA 1 (I) | DATA 1 (I) | DATA 1 (I) | DATA 1 (I) | I/O |
| DIN (I) | DIN (I) | DATA 0 (I) | DATA 0 (I) | DATA 0 (I) | DATA 0 (I) | I/O |
| DOUT | DOUT | DOUT | DOUT | DOUT | DOUT | SGCK4-GCK6-I/O |
| TDI | TDI | TDI | TDI | TDI | TDI | TDI-I/O |
| TCK | TCK | TCK | TCK | TCK | TCK | TCK-I/O |
| TMS | TMS | TMS | TMS | TMS | TMS | TMS-I/O |
| TDO | TDO | TDO | TDO | TDO | TDO | TDO-(O) |
| | | | WS (I) | A0 | A0 | I/O |
| | | | | A1 | A1 | PGCK4-GCK7-I/O |
| | | | CS1 | A2 | A2 | I/O |
| | | | | A3 | A3 | I/O |
| | | | | A4 | A4 | I/O |
| | | | | A5 | A5 | I/O |
| | | | | A6 | A6 | I/O |
| | | | | A7 | A7 | I/O |
| | | | | A8 | A8 | I/O |
| | | | | A9 | A9 | I/O |
| | | | | A10 | A10 | I/O |
| | | | | A11 | A11 | I/O |
| | | | | A12 | A12 | I/O |
| | | | | A13 | A13 | I/O |
| | | | | A14 | A14 | I/O |
| | | | | A15 | A15 | SGCK1-GCK8-I/O |
| | | | | A16 | A16 | PGCK1-GCK1-I/O |
| | | | | A17 | A17 | I/O |
| | | | | A18* | A18* | I/O |
| | | | | A19* | A19* | I/O |
| | | | | A20* | A20* | I/O |
| | | | | A21* | A21* | I/O |
| | | | | | | ALL OTHERS |

^{*} XC4000X only

Notes 1. A shaded table cell represents a 50 k Ω - 100 k Ω pull-up before and during configuration.

 ⁽I) represents an input; (O) represents an output.
 INIT is an open-drain output during configuration.



Configuration Timing

The seven configuration modes are discussed in detail in this section. Timing specifications are included.

Slave Serial Mode

In Slave Serial mode, an external signal drives the CCLK input of the FPGA. The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin.

There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

Figure 51 shows a full master/slave system. An XC4000 Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a <111> on the mode pins (M2, M1, M0). Slave Serial is the default mode if the mode pins are left unconnected, as they have weak pull-up resistors during configuration.





Figure 51: Master/Slave Serial Mode Circuit Diagram




| | Description | | Symbol | Min | Max | Units |
|------|-------------|---|------------------|-----|-----|-------|
| | DIN setup | 1 | T _{DCC} | 20 | | ns |
| | DIN hold | 2 | T _{CCD} | 0 | | ns |
| CCLK | DIN to DOUT | 3 | T _{CCO} | | 30 | ns |
| CCLK | High time | 4 | T _{CCH} | 45 | | ns |
| | Low time | 5 | T _{CCL} | 45 | | ns |
| | Frequency | | F _{CC} | | 10 | MHz |

Note: Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

Figure 52: Slave Serial Mode Programming Switching Characteristics





| | Description | , | Symbol | Min | Max | Units |
|---------|--------------------------------------------------|---|-------------------|-----|-----|-----------------|
| \\/#ito | Effective Write time (CSO, WS=Low; RS, CS1=High) | 1 | T _{CA} | 100 | | ns |
| Write | DIN setup time | 2 | T _{DC} | 60 | | ns |
| | DIN hold time | 3 | T _{CD} | 0 | | ns |
| | RDY/BUSY delay after end of Write or Read | 4 | T _{WTRB} | | 60 | ns |
| | RDY/BUSY active after beginning of Read | 7 | | | 60 | ns |
| | RDY/BUSY Low output (Note 4) | 6 | T _{BUSY} | 2 | 9 | CCLK periods |

- Notes: 1. Configuration must be delayed until the NIT pins of all daisy-chained FPGAs are High.
 - 2. The time from the end of WS to CCLK cycle for the new byte of data depends on the completion of previous byte processing and the phase of the internal timing generator for CCLK.
 - 3. CCLK and DOUT timing is tested in slave mode.
 - 4. T_{RUSY} indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T_{BUSY} occurs when a byte is loaded into an empty parallel-to-serial converter. The longest T_{BUSY} occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data

This timing diagram shows very relaxed requirements. Data need not be held beyond the rising edge of WS. RDY/BUSY will go active within 60 ns after the end of WS. A new write may be asserted immediately after RDY/BUSY goes Low, but write may not be terminated until RDY/BUSY has been High for one CCLK period.

Figure 59: Asynchronous Peripheral Mode Programming Switching Characteristics



Product Availability

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

Table 24: Component Availability Chart for XC4000XL FPGAs

| | PINS | 84 | 100 | 100 | 144 | 144 | 160 | 160 | 176 | 176 | 208 | 208 | 240 | 240 | 256 | 299 | 304 | 352 | 411 | 432 | 475 | 559 | 560 |
|-------------|------------|----------------|----------------|----------------|----------------|--------------------|-------------------|----------------|----------------|--------------------|-------------------|----------------|-------------------|----------------|---------------|---------------|-------------------|---------------|---------------|---------------|---------------|---------------|---------------|
| | | | | | | | | | | | | | | | | | | | | | | | |
| Т | YPE | Plast. PLCC | Plast. PQFP | Plast. VQFP | Plast. TQFP | High-Perf. TQFP | High-Perf. QFP | Plast. PQFP | Plast. TQFP | High-Perf. TQFP | High-Perf. QFP | Plast. PQFP | High-Perf. QFP | Plast. PQFP | Plast. BGA | Ceram. PGA | High-Perf. QFP | Plast. BGA | Ceram. PGA | Plast. BGA | Ceram. PGA | Ceram. PGA | Plast. BGA |
| CC | ODE | PC84 | PQ100 | VQ100 | TQ144 | HT144 | HQ160 | PQ160 | TQ176 | HT176 | HQ208 | PQ208 | HQ240 | PQ240 | BG256 | PG299 | HQ304 | BG352 | PG411 | BG432 | PG475 | PG559 | BG560 |
| | -3 | СІ | СІ | СІ | | | | | | | | | | | | | | | | | | | |
| XC4002XL | -2 | СІ | СІ | СІ | | | | | | | | | | | | | | | | | | | |
| XO4002XL | -1 | СІ | СІ | СІ | | | | | | | | | | | | | | | | | | | |
| | -09C | С | С | С | | | | | | | | | | | | | | | | | | | |
| | -3 | СІ | СІ | СІ | CI | | | СІ | | | | СІ | | | | | | | | | | | |
| XC4005XL | -2 | CI | С | CI | CI | | | CI | | | | CI | | | | | | | | | | | |
| | -1 -09C | C I | CI | C I | C I | | | C I | | | | C I | | | | | | | | | | | |
| | -3 | CI | CI | | CI | | | CI | СІ | | | CI | | | СІ | | | | | | | | |
| XC4010XL | -2 | СІ | СІ | | СІ | | | СІ | CI | | | СІ | | | CI | | | | | | | | |
| AC40 IUAL | -1 | СІ | СІ | | СІ | | | СІ | СІ | | | СІ | | | CI | | | | | | | | |
| | -09C | С | С | | С | | | С | С | | | С | | | С | | | | | | | | |
| | -3 -2 | | | | | CI | | CI | | CI | | CI CI | | CI | CI | | | | | | | | |
| XC4013XL | -1 | | | | | CI | | CI | | CI | | CI | | CI | CI | | | | | | | | |
| AC4013AL | -09C | | | | | C | | C | | C | | C | | C | C | | | | | | | | |
| | -08C | | | | | С | | С | | С | | С | | С | С | | | | | | | | |
| | -3 | | | | | СІ | | CI | | CI | | СІ | | CI | СІ | | | | | | | | |
| XC4020XL | -2 | | | | | СІ | | СІ | | СІ | | СІ | | СІ | СІ | | | | | | | | |
| AC4020AL | -1 | | | | | СІ | | СІ | | СІ | | СІ | | CI | СІ | | | | | | | | |
| | -09C | | | | | С | | С | | С | | С | | С | С | | | | | | | | |
| | -3 | | | | | | CI | | | | CI | | CI | | CI | CI | CI | CI | | | | | |
| XC4028XL | -2 -1 | | | | | | CI | | | | CI | | CI | | CI | CI | CI | CI | | | | | |
| | -09C | | | | | | C | | | | C | | С | | С | С | C | C | | | | | |
| | -3 | | | | | | CI | | | | CI | | CI | | | | CI | CI | СІ | CI | | | |
| | -2 | | | | | | СІ | | | | СІ | | С | | | | CI | CI | CI | СІ | | | |
| XC4036XL | -1 | | | | | | СІ | | | | СІ | | СІ | | | | СІ | СІ | СІ | СІ | | | |
| | -09C | | | | | | O | | | | С | | С | | | | С | С | С | С | | | |
| | -08C | | | | | | С | | | | С | | С | | | | С | С | С | С | | | |
| | -3 | | | | | | CI | | | | CI | | CI | | | | CI | CI | CI | CI | | | |
| XC4044XL | -2 -1 | | | | | | CI | | | | CI | | CI | | | | CI | CI | CI | CI | | | |
| - | -09C | | | | | | С | | | | С | | С | | | | С | C | С | С | | | |
| | -3 | | | | | | | | | | | | CI | | | | CI | <u> </u> | CI | CI | | | СІ |
| VC4050VI | -2 | | | | | | | | | | | | CI | | | | CI | | CI | CI | | | CI |
| XC4052XL | -1 | | | | | | | | | | | | СІ | | | | СІ | | СІ | СІ | | | СІ |
| | -09C | | | | | | | | | | | | С | | | | С | | С | С | | | С |
| | -3 | | | | | | | | | | | | CI | | | | CI | | | CI | CI | | CI |
| VO4000V! | -2 | | | | | | | | | | | | CI | | | | CI | | | CI | CI | | CI |
| XC4062XL | -1 -09C | | | | | | | | | | | | C I | | | | CI | | | C I | C I | | CI C |
| | -09C | | | | | | | | | | | | С | | - | | С | | | С | С | | С |
| | -3 | | | | | | | | | | | | | | | | | | | CI | | CI | CI |
| \\ 0 | -2 | | | | | | | | | | | | | | | | | | | CI | | CI | CI |
| XC4085XL | -1 | | | | | | | | | | | | | | | | | | | CI | | CI | CI |
| | -09C | | | | | | | | | | | | | | | | | | | С | | С | С |
| 1/29/99 | 550 | | | | | | | | | | | | | | | | | | | J | | | |

1/29/99

 $C = Commercial \ T_J = 0^{\circ} \ to \ +85^{\circ}C$

I= Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$



User I/O Per Package

Table 27, Table 28, and Table 29 show the number of user I/Os available in each package for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

Table 27: User I/O Chart for XC4000XL FPGAs

| | | | | | | | | Maxiı | num | Use | r Acc | essil | ole I/ | O by | Pacl | kage | Туре |) | | | | | |
|------------|-----|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|--------|-------|-------|------|-------|--------------|-------|-------|------|------|-------|
| . . | Max | PC84 | PQ100 | VQ100 | TQ144 | HT144 | HQ160 | PQ160 | TQ176 | HT176 | HQ208 | PQ208 | HQ240 | PQ240 | BG256 | G299 | HQ304 | G352 | PG411 | BG432 | G475 | G259 | BG560 |
| Device | I/O | П | ď | > | Ĕ | I | Ĭ | ď | Ĕ | I | Ĭ | ď | Ĭ | ď | ă | ď | Ĭ | ă | ď | ă | ď | ď | ă |
| XC4002XL | 64 | 61 | 64 | 64 | | | | | | | | | | | | | | | | | | | |
| XC4005XL | 112 | 61 | 77 | 77 | 112 | | | 112 | | | | 112 | | | | | | | | | | | |
| XC4010XL | 160 | 61 | 77 | | 113 | | | 129 | 145 | | | 160 | | | 160 | | | | | | | | |
| XC4013XL | 192 | | | | | 113 | | 129 | | 145 | | 160 | | 192 | 192 | | | | | | | | |
| XC4020XL | 224 | | | | | 113 | | 129 | | 145 | | 160 | | 192 | 205 | | | | | | | | |
| XC4028XL | 256 | | | | | | 129 | | | | 160 | | 193 | | 205 | 256 | 256 | 256 | | | | | |
| XC4036XL | 288 | | | | | | 129 | | | | 160 | | 193 | | | | 256 | 288 | 288 | 288 | | | |
| XC4044XL | 320 | | | | | | 129 | | | | 160 | | 193 | | | | 256 | 289 | 320 | 320 | | | |
| XC4052XL | 352 | | | | | | | | | | | | 193 | | | | 256 | | 352 | 352 | | | 352 |
| XC4062XL | 384 | | | | | | | | | | | | 193 | | | | 256 | | | 352 | 384 | | 384 |
| XC4085XL | 448 | | | | | | | | | | | | | | | | | | | 352 | | 448 | 448 |

1/29/99

Table 28: User I/O Chart for XC4000E FPGAs

| | | | | | | Maxi | imum l | Jser A | ccessil | ole I/O | by Pa | ckage | Туре | | | | |
|---------|------------|------|-------|-------|-------|-------|--------|--------|---------|---------|-------|-------|-------|-------|-------|-------|-------|
| Device | Max I/O | PC84 | PQ100 | /Q100 | PG120 | FQ144 | PG156 | PQ160 | PG191 | HQ208 | PQ208 | PG223 | BG225 | HQ240 | PQ240 | PG299 | HQ304 |
| XC4003E | 80 | 61 | 77 | 77 | 80 | ' | | | | | | | | | | | _ |
| XC4005E | 112 | 61 | 77 | | | 112 | 112 | 112 | | | 112 | | | | | | |
| XC4006E | 128 | 61 | | | | 113 | 125 | 128 | | | 128 | | | | | | |
| XC4008E | 144 | 61 | | | | | | 129 | 144 | | 144 | | | | | | |
| XC4010E | 160 | 61 | | | | | | 129 | 160 | 160 | 160 | | 160 | | | | |
| XC4013E | 192 | | | | | | | 129 | | 160 | 160 | 192 | 192 | 192 | 192 | | |
| XC4020E | 224 | | | | | | | | | 160 | | 192 | | 193 | | | |
| XC4025E | 256 | | | | | | | | | | | 192 | | 193 | | 256 | 256 |

1/29/99

Table 29: User I/O Chart for XC4000EX FPGAs

| | Max | Maximum User Accessible I/O by Package Type | | | | | | |
|----------|-----|---------------------------------------------|-------|-------|-------|-------|-------|-------|
| Device | I/O | HQ208 | HQ240 | PG299 | HQ304 | BG352 | PG411 | BG432 |
| XC4028EX | 256 | 160 | 193 | 256 | 256 | 256 | | |
| XC4036EX | 288 | | 193 | | 256 | 288 | 288 | 288 |

1/29/99