



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                         |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                |
| Number of LABs/CLBs            | 2304                                                                                                                                    |
| Number of Logic Elements/Cells | 5472                                                                                                                                    |
| Total RAM Bits                 | 73728                                                                                                                                   |
| Number of I/O                  | 193                                                                                                                                     |
| Number of Gates                | 62000                                                                                                                                   |
| Voltage - Supply               | 3V ~ 3.6V                                                                                                                               |
| Mounting Type                  | Surface Mount                                                                                                                           |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                      |
| Package / Case                 | 240-BFQFP Exposed Pad                                                                                                                   |
| Supplier Device Package        | 240-PQFP (32x32)                                                                                                                        |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc4062xl-2hq240i">https://www.e-xfl.com/product-detail/xilinx/xc4062xl-2hq240i</a> |

## Set/Reset

An asynchronous storage element input (SR) can be configured as either set or reset. This configuration option determines the state in which each flip-flop becomes operational after configuration. It also determines the effect of a Global Set/Reset pulse during normal operation, and the effect of a pulse on the SR pin of the CLB. All three set/reset functions for any single flip-flop are controlled by the same configuration data bit.

The set/reset state can be independently specified for each flip-flop. This input can also be independently disabled for either flip-flop.


The set/reset state is specified by using the INIT attribute, or by placing the appropriate set or reset flip-flop library symbol.

SR is active High. It is not invertible within the CLB.

## Global Set/Reset

A separate Global Set/Reset line (not shown in Figure 1) sets or clears each storage element during power-up, re-configuration, or when a dedicated Reset net is driven active. This global net (GSR) does not compete with other routing resources; it uses a dedicated distribution network.

Each flip-flop is configured as either globally set or reset in the same way that the local set/reset (SR) is specified. Therefore, if a flip-flop is set by SR, it is also set by GSR. Similarly, a reset flip-flop is reset by both SR and GSR.



**Figure 2: Schematic Symbols for Global Set/Reset**

GSR can be driven from any user-programmable pin as a global reset input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GSR pin of the STARTUP symbol. (See Figure 2.) A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global Set/Reset signal.

Alternatively, GSR can be driven from any internal node.

## Data Inputs and Outputs

The source of a storage element data input is programmable. It is driven by any of the functions F', G', and H', or by the Direct In (DIN) block input. The flip-flops or latches drive the XQ and YQ CLB outputs.

Two fast feed-through paths are available, as shown in Figure 1. A two-to-one multiplexer on each of the XQ and YQ outputs selects between a storage element output and any of the control inputs. This bypass is sometimes used by the automated router to repower internal signals.

## Control Signals

Multiplexers in the CLB map the four control inputs (C1 - C4 in Figure 1) into the four internal control signals (H1, DIN/H2, SR/H0, and EC). Any of these inputs can drive any of the four internal control signals.

When the logic function is enabled, the four inputs are:

- EC — Enable Clock
- SR/H0 — Asynchronous Set/Reset or H function generator Input 0
- DIN/H2 — Direct In or H function generator Input 2
- H1 — H function generator Input 1.

When the memory function is enabled, the four inputs are:

- EC — Enable Clock
- WE — Write Enable
- D0 — Data Input to F and/or G function generator
- D1 — Data input to G function generator (16x1 and 16x2 modes) or 5th Address bit (32x1 mode).

## Using FPGA Flip-Flops and Latches

The abundance of flip-flops in the XC4000 Series invites pipelined designs. This is a powerful way of increasing performance by breaking the function into smaller subfunctions and executing them in parallel, passing on the results through pipeline flip-flops. This method should be seriously considered wherever throughput is more important than latency.

To include a CLB flip-flop, place the appropriate library symbol. For example, FDCE is a D-type flip-flop with clock enable and asynchronous clear. The corresponding latch symbol (for the XC4000X only) is called LDCE.

In XC4000 Series devices, the flip flops can be used as registers or shift registers without blocking the function generators from performing a different, perhaps unrelated task. This ability increases the functional capacity of the devices.

The CLB setup time is specified between the function generator inputs and the clock input K. Therefore, the specified CLB flip-flop setup time includes the delay through the function generator.


## Using Function Generators as RAM

Optional modes for each CLB make the memory look-up tables in the F' and G' function generators usable as an array of Read/Write memory cells. Available modes are level-sensitive (similar to the XC4000/A/H families), edge-triggered, and dual-port edge-triggered. Depending on the selected mode, a single CLB can be configured as either a 16x2, 32x1, or 16x1 bit array.

tions of the CLB, with the exception of the redefinition of the control signals. In 16x2 and 16x1 modes, the H' function generator can be used to implement Boolean functions of F', G', and D1, and the D flip-flops can latch the F', G', H', or D0 signals.

### Single-Port Edge-Triggered Mode

Edge-triggered (synchronous) RAM simplifies timing requirements. XC4000 Series edge-triggered RAM timing operates like writing to a data register. Data and address are presented. The register is enabled for writing by a logic High on the write enable input, WE. Then a rising or falling clock edge loads the data into the register, as shown in **Figure 3**.



**Figure 3: Edge-Triggered RAM Write Timing**

Complex timing relationships between address, data, and write enable signals are not required, and the external write enable pulse becomes a simple clock enable. The active edge of WCLK latches the address, input data, and WE sig-

nals. An internal write pulse is generated that performs the write. See **Figure 4** and **Figure 5** for block diagrams of a CLB configured as 16x2 and 32x1 edge-triggered, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port, edge-triggered mode are shown in **Table 5**.

The Write Clock input (WCLK) can be configured as active on either the rising edge (default) or the falling edge. It uses the same CLB pin (K) used to clock the CLB flip-flops, but it can be independently inverted. Consequently, the RAM output can optionally be registered within the same CLB either by the same clock edge as the RAM, or by the opposite edge of this clock. The sense of WCLK applies to both function generators in the CLB when both are configured as RAM.

The WE pin is active-High and is not invertible within the CLB.

**Note:** The pulse following the active edge of WCLK ( $T_{WPS}$  in **Figure 3**) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

**Table 5: Single-Port Edge-Triggered RAM Signals**

| RAM Signal     | CLB Pin                          | Function                   |
|----------------|----------------------------------|----------------------------|
| D              | D0 or D1 (16x2, 16x1), D0 (32x1) | Data In                    |
| A[3:0]         | F1-F4 or G1-G4                   | Address                    |
| A[4]           | D1 (32x1)                        | Address                    |
| WE             | WE                               | Write Enable               |
| WCLK           | K                                | Clock                      |
| SPO (Data Out) | F' or G'                         | Single Port Out (Data Out) |

## Dual-Port Edge-Triggered Mode

In dual-port mode, both the F and G function generators are used to create a single 16x1 RAM array with one write port and two read ports. The resulting RAM array can be read and written simultaneously at two independent addresses. Simultaneous read and write operations at the same address are also supported.

Dual-port mode always has edge-triggered write timing, as shown in [Figure 3](#).

[Figure 6](#) shows a simple model of an XC4000 Series CLB configured as dual-port RAM. One address port, labeled A[3:0], supplies both the read and write address for the F function generator. This function generator behaves the same as a 16x1 single-port edge-triggered RAM array. The RAM output, Single Port Out (SPO), appears at the F function generator output. SPO, therefore, reflects the data at address A[3:0].

The other address port, labeled DPRA[3:0] for Dual Port Read Address, supplies the read address for the G function generator. The write address for the G function generator, however, comes from the address A[3:0]. The output from this 16x1 RAM array, Dual Port Out (DPO), appears at the G function generator output. DPO, therefore, reflects the data at address DPRA[3:0].

Therefore, by using A[3:0] for the write address and DPRA[3:0] for the read address, and reading only the DPO output, a FIFO that can read and write simultaneously is easily generated. Simultaneous access doubles the effective throughput of the FIFO.

The relationships between CLB pins and RAM inputs and outputs for dual-port, edge-triggered mode are shown in [Table 6](#). See [Figure 7 on page 16](#) for a block diagram of a CLB configured in this mode.



**Figure 6: XC4000 Series Dual-Port RAM, Simple Model**

**Table 6: Dual-Port Edge-Triggered RAM Signals**

| RAM Signal | CLB Pin | Function                                      |
|------------|---------|-----------------------------------------------|
| D          | D0      | Data In                                       |
| A[3:0]     | F1-F4   | Read Address for F, Write Address for F and G |
| DPRA[3:0]  | G1-G4   | Read Address for G                            |
| WE         | WE      | Write Enable                                  |
| WCLK       | K       | Clock                                         |
| SPO        | F'      | Single Port Out (addressed by A[3:0])         |
| DPO        | G'      | Dual Port Out (addressed by DPRA[3:0])        |

**Note:** The pulse following the active edge of WCLK ( $T_{WPS}$  in [Figure 3](#)) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

## Single-Port Level-Sensitive Timing Mode

**Note:** Edge-triggered mode is recommended for all new designs. Level-sensitive mode, also called asynchronous mode, is still supported for XC4000 Series backward-compatibility with the XC4000 family.

Level-sensitive RAM timing is simple in concept but can be complicated in execution. Data and address signals are presented, then a positive pulse on the write enable pin (WE) performs a write into the RAM at the designated address. As indicated by the “level-sensitive” label, this RAM acts like a latch. During the WE High pulse, changing the data lines results in new data written to the old address. Changing the address lines while WE is High results in spurious data written to the new address—and possibly at other addresses as well, as the address lines inevitably do not all change simultaneously.

The user must generate a carefully timed WE signal. The delay on the WE signal and the address lines must be carefully verified to ensure that WE does not become active until after the address lines have settled, and that WE goes inactive before the address lines change again. The data must be stable before and after the falling edge of WE.

In practical terms, WE is usually generated by a 2X clock. If a 2X clock is not available, the falling edge of the system clock can be used. However, there are inherent risks in this approach, since the WE pulse must be guaranteed inactive before the next rising edge of the system clock. Several older application notes are available from Xilinx that discuss the design of level-sensitive RAMs.

However, the edge-triggered RAM available in the XC4000 Series is superior to level-sensitive RAM for almost every application.

### Fast Carry Logic

Each CLB F and G function generator contains dedicated arithmetic logic for the fast generation of carry and borrow signals. This extra output is passed on to the function generator in the adjacent CLB. The carry chain is independent of normal routing resources.

Dedicated fast carry logic greatly increases the efficiency and performance of adders, subtractors, accumulators, comparators and counters. It also opens the door to many new applications involving arithmetic operation, where the previous generations of FPGAs were not fast enough or too inefficient. High-speed address offset calculations in micro-processor or graphics systems, and high-speed addition in digital signal processing are two typical applications.

The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods like carry generate/propagate are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level.

This fast carry logic is one of the more significant features of the XC4000 Series, speeding up arithmetic and counting into the 70 MHz range.

The carry chain in XC4000E devices can run either up or down. At the top and bottom of the columns where there are no CLBs above or below, the carry is propagated to the right. (See Figure 11.) In order to improve speed in the high-capacity XC4000X devices, which can potentially have very long carry chains, the carry chain travels upward only, as shown in Figure 12. Additionally, standard interconnect can be used to route a carry signal in the downward direction.

Figure 13 on page 19 shows an XC4000E CLB with dedicated fast carry logic. The carry logic in the XC4000X is similar, except that COUT exits at the top only, and the signal CINDOWN does not exist. As shown in Figure 13, the carry logic shares operand and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 14 on page 20 shows the details of the carry logic for the XC4000E. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 13. The XC4000X carry logic is very similar, but a multiplexer on the pass-through carry chain has been eliminated to reduce delay. Additionally, in the XC4000X the multiplexer on the G4 path has a memory-programmable 0 input, which permits G4 to directly connect to COUT. G4 thus becomes an additional high-speed initialization path for carry-in.

The dedicated carry logic is discussed in detail in Xilinx document XAPP 013: "Using the Dedicated Carry Logic in

XC4000." This discussion also applies to XC4000E devices, and to XC4000X devices when the minor logic changes are taken into account.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.




X6687

**Figure 11: Available XC4000E Carry Propagation Paths**



X6610

**Figure 12: Available XC4000X Carry Propagation Paths (dotted lines use general interconnect)**



X6699

**Figure 13: Fast Carry Logic in XC4000E CLB (shaded area not present in XC4000X)**



Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)


Supported destinations for XC4000 Series device outputs are shown in [Table 12](#).

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See [Figure 18](#).)

**Table 12: Supported Destinations for XC4000 Series Outputs**

| Destination                                            | XC4000 Series Outputs |          |                   |
|--------------------------------------------------------|-----------------------|----------|-------------------|
|                                                        | 3.3 V, CMOS           | 5 V, TTL | 5 V, CMOS         |
| Any typical device, Vcc = 3.3 V, CMOS-threshold inputs | ✓                     | ✓        | some <sup>1</sup> |
| Any device, Vcc = 5 V, TTL-threshold inputs            | ✓                     | ✓        | ✓                 |
| Any device, Vcc = 5 V, CMOS-threshold inputs           | Unreliable Data       |          | ✓                 |

1. Only if destination device has 5-V tolerant inputs



**Figure 18: Open-Drain Output**

### Output Slew Rate

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal

Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.


XC4000 Series devices have a feature called “Soft Start-up,” designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

### Global Three-State

A separate Global 3-State line (not shown in [Figure 15](#) or [Figure 16](#)) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See [Figure 2 on page 11](#) for details.

Alternatively, GTS can be driven from any internal node.



### Figure 22: 3-State Buffers Implement a Multiplexer

## Wide Edge Decoders

Dedicated decoder circuitry boosts the performance of wide decoding functions. When the address or data field is wider than the function generator inputs, FPGAs need multi-level decoding and are thus slower than PALs. XC4000 Series CLB's have nine inputs. Any decoder of up to nine inputs is, therefore, compact and fast. However, there is also a need for much wider decoders, especially for address decoding in large microprocessor systems.


An XC4000 Series FPGA has four programmable decoders located on each edge of the device. The inputs to each decoder are any of the IOB I1 signals on that edge plus one local interconnect per CLB row or column. Each row or column of CLBs provides up to three variables or their complements., as shown in [Figure 23](#). Each decoder generates a High output (resistor pull-up) when the AND condition of the selected inputs, or their complements, is true. This is analogous to a product term in typical PAL devices.

Each of these wired-AND gates is capable of accepting up to 42 inputs on the XC4005E and 72 on the XC4013E. There are up to 96 inputs for each decoder on the XC4028X and 132 on the XC4052X. The decoders may also be split in two when a larger number of narrower decoders are required, for a maximum of 32 decoders per device.


The decoder outputs can drive CLB inputs, so they can be combined with other logic to form a PAL-like AND/OR structure. The decoder outputs can also be routed directly to the chip outputs. For fastest speed, the output should be on the same chip edge as the decoder. Very large PALs can be emulated by ORing the decoder outputs in a CLB. This decoding feature covers what has long been considered a weakness of older FPGAs. Users often resorted to external PALs for simple but fast decoding functions. Now, the dedicated decoders in the XC4000 Series device can implement these functions fast and efficiently.

To use the wide edge decoders, place one or more of the WAND library symbols (WAND1, WAND4, WAND8, WAND16). Attach a DECODE attribute or property to each WAND symbol. Tie the outputs together and attach a PUL-

LUP symbol. Location attributes or properties such as L (left edge) or TR (right half of top edge) should also be used to ensure the correct placement of the decoder inputs.



### Figure 23: XC4000 Series Edge Decoding Example



**Figure 24: XC4000 Series Oscillator Symbol**

## On-Chip Oscillator

XC4000 Series devices include an internal oscillator. This oscillator is used to clock the power-on time-out, for configuration memory clearing, and as the source of CCLK in Master configuration modes. The oscillator runs at a nominal 8 MHz frequency that varies with process, V<sub>cc</sub>, and temperature. The output frequency falls between 4 and 10 MHz.



The oscillator output is optionally available after configuration. Any two of four resynchronized taps of a built-in divider are also available. These taps are at the fourth, ninth, fourteenth and nineteenth bits of the divider. Therefore, if the primary oscillator output is running at the nominal 8 MHz, the user has access to an 8 MHz clock, plus any two of 500 kHz, 16kHz, 490Hz and 15Hz (up to 10% lower for low-voltage devices). These frequencies can vary by as much as -50% or +25%.

These signals can be accessed by placing the OSC4 library element in a schematic or in HDL code (see [Figure 24](#)).

The oscillator is automatically disabled after configuration if the OSC4 symbol is not used in the design.

## Programmable Interconnect

All internal connections are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing resources is provided to achieve efficient automated routing.

The XC4000E and XC4000X share a basic interconnect structure. XC4000X devices, however, have additional routing not available in the XC4000E. The extra routing resources allow high utilization in high-capacity devices. All XC4000X-specific routing resources are clearly identified throughout this section. Any resources not identified as XC4000X-specific are present in all XC4000 Series devices.

This section describes the varied routing resources available in XC4000 Series devices. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design.

## Interconnect Overview

There are several types of interconnect.

- CLB routing is associated with each row and column of the CLB array.
- IOB routing forms a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the internal logic blocks.

- Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

Five interconnect types are distinguished by the relative length of their segments: single-length lines, double-length lines, quad and octal lines (XC4000X only), and longlines. In the XC4000X, direct connects allow fast data flow between adjacent CLBs, and between IOBs and CLBs.

Extra routing is included in the IOB pad ring. The XC4000X also includes a ring of octal interconnect lines near the IOBs to improve pin-swapping and routing to locked pins.

XC4000E/X devices include two types of global buffers. These global buffers have different properties, and are intended for different purposes. They are discussed in detail later in this section.

## CLB Routing Connections

A high-level diagram of the routing resources associated with one CLB is shown in [Figure 25](#). The shaded arrows represent routing present only in XC4000X devices.

[Table 14](#) shows how much routing of each type is available in XC4000E and XC4000X CLB arrays. Clearly, very large designs, or designs with a great deal of interconnect, will route more easily in the XC4000X. Smaller XC4000E designs, typically requiring significantly less interconnect, do not require the additional routing.

[Figure 27 on page 30](#) is a detailed diagram of both the XC4000E and the XC4000X CLB, with associated routing. The shaded square is the programmable switch matrix, present in both the XC4000E and the XC4000X. The L-shaped shaded area is present only in XC4000X devices. As shown in the figure, the XC4000X block is essentially an XC4000E block with additional routing.

CLB inputs and outputs are distributed on all four sides, providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation.



**Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)**

### Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see [Figure 28](#)).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in [Figure 27](#).

### Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in [Figure 27 on page 30](#)). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See [Figure 29](#).)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in [Figure 26](#), with the addition of a programmable buffer. There can be up to two independent inputs



**Figure 29: Quad Lines (XC4000X only)**

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

### Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See [“Three-State Buffers” on page 26](#) for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This

circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Each XC4000E longline has a programmable splitter switch at its center, as does each XC4000X longline driven by TBUFs. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Each XC4000X longline not driven by TBUFs has a buffered programmable splitter switch at the 1/4, 1/2, and 3/4 points of the array. Due to the buffering, XC4000X longline performance does not deteriorate with the larger array sizes. If the longline is split, the resulting partial longlines are independent.


Routing connectivity of the longlines is shown in [Figure 27 on page 30](#).

### **Direct Interconnect (XC4000X only)**

The XC4000X offers two direct, efficient and fast connections between adjacent CLBs. These nets facilitate a data flow from the left to the right side of the device, or from the top to the bottom, as shown in [Figure 30](#). Signals routed on the direct interconnect exhibit minimum interconnect propagation delay and use no general routing resources.

The direct interconnect is also present between CLBs and adjacent IOBs. Each IOB on the left and top device edges has a direct path to the nearest CLB. Each CLB on the right and bottom edges of the array has a direct path to the nearest two IOBs, since there are two IOBs for each row or column of CLBs.

The place and route software uses direct interconnect whenever possible, to maximize routing resources and minimize interconnect delays.



**Figure 30: XC4000X Direct Interconnect**

### **I/O Routing**

XC4000 Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines spanning two CLBs (four IOBs), and four longlines. Global lines and Wide Edge Decoder lines are provided. XC4000X devices also include eight octal lines.

A high-level diagram of the VersaRing is shown in [Figure 31](#). The shaded arrows represent routing present only in XC4000X devices.


[Figure 33 on page 34](#) is a detailed diagram of the XC4000E and XC4000X VersaRing. The area shown includes two IOBs. There are two IOBs per CLB row or column, therefore this diagram corresponds to the CLB routing diagram shown in [Figure 27 on page 30](#). The shaded areas represent routing and routing connections present only in XC4000X devices.

### **Octal I/O Routing (XC4000X only)**

Between the XC4000X CLB array and the pad ring, eight interconnect tracks provide for versatility in pin assignment and fixed pinout flexibility. (See [Figure 32 on page 33](#).)

These routing tracks are called octals, because they can be broken every eight CLBs (sixteen IOBs) by a programmable buffer that also functions as a splitter switch. The buffers are staggered, so each line goes through a buffer at every eighth CLB location around the device edge.

The octal lines bend around the corners of the device. The lines cross at the corners in such a way that the segment most recently buffered before the turn has the farthest distance to travel before the next buffer, as shown in [Figure 32](#).



**Figure 41: XC4000 Series Boundary Scan Logic**

## Instruction Set

The XC4000 Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in [Table 17](#).

## Bit Sequence

The bit sequence within each IOB is: In, Out, 3-State. The input-only M0 and M2 mode pins contribute only the In bit to the boundary scan I/O data register, while the output-only M1 pin contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in XDE or Epic), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in [Figure 42](#). The device-specific pinout tables for the XC4000 Series include the boundary scan locations for each IOB pin.

BSDL (Boundary Scan Description Language) files for XC4000 Series devices are available on the Xilinx FTP site.

## Including Boundary Scan in a Schematic

If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in [Figure 43](#).

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.

Low. During this time delay, or as long as the  $\overline{\text{PROGRAM}}$  input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the  $\overline{\text{PROGRAM}}$  pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the  $\overline{\text{INIT}}$  input.

### Initialization

During initialization and configuration, user pins  $\text{HDC}$ ,  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and  $\text{DONE}$  provide status outputs for the system interface. The outputs  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and  $\text{DONE}$  are held Low and  $\text{HDC}$  is held High starting at the initial application of power.

The open drain  $\overline{\text{INIT}}$  pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250  $\mu\text{s}$  (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive  $\overline{\text{INIT}}$ . Two internal clocks after the  $\overline{\text{INIT}}$  pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded. Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain,  $\text{DOUT}$  is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain  $\overline{\text{INIT}}$  pin Low. After all configuration frames have been loaded into an FPGA,  $\text{DOUT}$  again follows the input data so that the remaining data is passed on to the next device.

### Delaying Configuration After Power-Up

There are two methods of delaying configuration after power-up: put a logic Low on the  $\overline{\text{PROGRAM}}$  input, or pull the bidirectional  $\overline{\text{INIT}}$  pin Low, using an open-collector (open-drain) driver. (See [Figure 46 on page 50](#).)

A Low on the  $\overline{\text{PROGRAM}}$  input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as  $\overline{\text{PROGRAM}}$  is Low, the FPGA keeps clearing its configuration memory. When  $\overline{\text{PROGRAM}}$  goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the  $\overline{\text{INIT}}$  input is not externally held Low. Note that a Low on the  $\overline{\text{PROGRAM}}$  input automatically forces a Low on the  $\overline{\text{INIT}}$  output. The XC4000 Series  $\overline{\text{PROGRAM}}$  pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold  $\overline{\text{INIT}}$  Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When  $\overline{\text{INIT}}$  is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250  $\mu\text{s}$  to make sure that any slaves in the optional daisy chain have seen that  $\overline{\text{INIT}}$  is High.

### Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

[Figure 47](#) describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the  $\text{STARTUP}$  library symbol.

### Start-up Timing

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence.  $\text{DONE}$  goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility.  $\text{DONE}$  can be programmed to go High one CCLK period before or after the I/O become active. Independent of  $\text{DONE}$ , the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events —  $\text{DONE}$  going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.





**Figure 49: Readback Schematic Example**

## Readback Options

Readback options are: Read Capture, Read Abort, and Clock Select. They are set with the bitstream generation software.

### Read Capture

When the Read Capture option is selected, the readback data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flip-flops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted.

When the Read Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations.

If the RAM capability of the CLBs is used, RAM data are available in readback, since they directly overwrite the F and G function-table configuration of the CLB.

RDBK.TRIG is located in the lower-left corner of the device, as shown in [Figure 50](#).

### Read Abort


When the Read Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the readback operation and prepares the logic to accept another trigger.

After an aborted readback, additional clocks (up to one readback clock per configuration frame) may be required to re-initialize the control logic. The status of readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

### Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If readback must be inhibited for security reasons, the readback control nets are simply not connected.

RDBK.CLK is located in the lower right chip corner, as shown in [Figure 50](#).



**Figure 50: READBACK Symbol in Graphical Editor**

## Violating the Maximum High and Low Time Specification for the Readback Clock

The readback clock has a maximum High and Low time specification. In some cases, this specification cannot be met. For example, if a processor is controlling readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in [Table 19](#), [Table 20](#) and [Table 21](#).

## Readback with the XChecker Cable


The XChecker Universal Download/Readback Cable and Logic Probe uses the readback feature for bitstream verification. It can also display selected internal signals on the PC or workstation screen, functioning as a low-cost in-circuit emulator.



## XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



X1790

6

### E/EX

|           | Description                                    | Symbol       | Min | Max | Units |
|-----------|------------------------------------------------|--------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 $T_{RTRC}$ | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 $T_{RCRT}$ | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 $T_{RCD}$  | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 $T_{RCRR}$ | -   | 250 | ns    |
|           | High time                                      | 5 $T_{RCH}$  | 250 | 500 | ns    |
|           | Low time                                       | 4 $T_{RCL}$  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

### XL

|           | Description                                    | Symbol       | Min | Max | Units |
|-----------|------------------------------------------------|--------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 $T_{RTRC}$ | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 $T_{RCRT}$ | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 $T_{RCD}$  | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 $T_{RCRR}$ | -   | 250 | ns    |
|           | High time                                      | 5 $T_{RCH}$  | 250 | 500 | ns    |
|           | Low time                                       | 4 $T_{RCL}$  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.


Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

**Table 23: Pin Functions During Configuration**

| CONFIGURATION MODE <M2:M1:M0> |                          |                              |                               |                                 |                               | USER OPERATION |
|-------------------------------|--------------------------|------------------------------|-------------------------------|---------------------------------|-------------------------------|----------------|
| SLAVE SERIAL<br><1:1:1>       | MASTER SERIAL<br><0:0:0> | SYNCH. PERIPHERAL<br><0:1:1> | ASYNCH. PERIPHERAL<br><1:0:1> | MASTER PARALLEL DOWN<br><1:1:0> | MASTER PARALLEL UP<br><1:0:0> |                |
| M2(HIGH) (I)                  | M2(LOW) (I)              | M2(LOW) (I)                  | M2(HIGH) (I)                  | M2(HIGH) (I)                    | M2(HIGH) (I)                  | (I)            |
| M1(HIGH) (I)                  | M1(LOW) (I)              | M1(HIGH) (I)                 | M1(LOW) (I)                   | M1(HIGH) (I)                    | M1(LOW) (I)                   | (O)            |
| M0(HIGH) (I)                  | M0(LOW) (I)              | M0(HIGH) (I)                 | M0(HIGH) (I)                  | M0(LOW) (I)                     | M0(LOW) (I)                   | (I)            |
| HDC (HIGH)                    | HDC (HIGH)               | HDC (HIGH)                   | HDC (HIGH)                    | HDC (HIGH)                      | HDC (HIGH)                    | I/O            |
| LDC (LOW)                     | LDC (LOW)                | LDC (LOW)                    | LDC (LOW)                     | LDC (LOW)                       | LDC (LOW)                     | I/O            |
| INIT                          | INIT                     | INIT                         | INIT                          | INIT                            | INIT                          | I/O            |
| DONE                          | DONE                     | DONE                         | DONE                          | DONE                            | DONE                          | DONE           |
| PROGRAM (I)                   | PROGRAM (I)              | PROGRAM (I)                  | PROGRAM (I)                   | PROGRAM (I)                     | PROGRAM (I)                   | PROGRAM        |
| CCLK (I)                      | CCLK (O)                 | CCLK (I)                     | CCLK (O)                      | CCLK (O)                        | CCLK (O)                      | CCLK (I)       |
|                               |                          | RDY/BUSY (O)                 | RDY/BUSY (O)                  | RCLK (O)                        | RCLK (O)                      | I/O            |
|                               |                          |                              | RS (I)                        |                                 |                               | I/O            |
|                               |                          |                              | CS0 (I)                       |                                 |                               | I/O            |
|                               |                          | DATA 7 (I)                   | DATA 7 (I)                    | DATA 7 (I)                      | DATA 7 (I)                    | I/O            |
|                               |                          | DATA 6 (I)                   | DATA 6 (I)                    | DATA 6 (I)                      | DATA 6 (I)                    | I/O            |
|                               |                          | DATA 5 (I)                   | DATA 5 (I)                    | DATA 5 (I)                      | DATA 5 (I)                    | I/O            |
|                               |                          | DATA 4 (I)                   | DATA 4 (I)                    | DATA 4 (I)                      | DATA 4 (I)                    | I/O            |
|                               |                          | DATA 3 (I)                   | DATA 3 (I)                    | DATA 3 (I)                      | DATA 3 (I)                    | I/O            |
|                               |                          | DATA 2 (I)                   | DATA 2 (I)                    | DATA 2 (I)                      | DATA 2 (I)                    | I/O            |
|                               |                          | DATA 1 (I)                   | DATA 1 (I)                    | DATA 1 (I)                      | DATA 1 (I)                    | I/O            |
| DIN (I)                       | DIN (I)                  | DATA 0 (I)                   | DATA 0 (I)                    | DATA 0 (I)                      | DATA 0 (I)                    | I/O            |
| DOUT                          | DOUT                     | DOUT                         | DOUT                          | DOUT                            | DOUT                          | SGCK4-GCK6-I/O |
| TDI                           | TDI                      | TDI                          | TDI                           | TDI                             | TDI                           | TDI-I/O        |
| TCK                           | TCK                      | TCK                          | TCK                           | TCK                             | TCK                           | TCK-I/O        |
| TMS                           | TMS                      | TMS                          | TMS                           | TMS                             | TMS                           | TMS-I/O        |
| TDO                           | TDO                      | TDO                          | TDO                           | TDO                             | TDO                           | TDO-(O)        |
|                               |                          |                              | WS (I)                        | A0                              | A0                            | I/O            |
|                               |                          |                              |                               | A1                              | A1                            | PGCK4-GCK7-I/O |
|                               |                          |                              | CS1                           | A2                              | A2                            | I/O            |
|                               |                          |                              |                               | A3                              | A3                            | I/O            |
|                               |                          |                              |                               | A4                              | A4                            | I/O            |
|                               |                          |                              |                               | A5                              | A5                            | I/O            |
|                               |                          |                              |                               | A6                              | A6                            | I/O            |
|                               |                          |                              |                               | A7                              | A7                            | I/O            |
|                               |                          |                              |                               | A8                              | A8                            | I/O            |
|                               |                          |                              |                               | A9                              | A9                            | I/O            |
|                               |                          |                              |                               | A10                             | A10                           | I/O            |
|                               |                          |                              |                               | A11                             | A11                           | I/O            |
|                               |                          |                              |                               | A12                             | A12                           | I/O            |
|                               |                          |                              |                               | A13                             | A13                           | I/O            |
|                               |                          |                              |                               | A14                             | A14                           | I/O            |
|                               |                          |                              |                               | A15                             | A15                           | SGCK1-GCK8-I/O |
|                               |                          |                              |                               | A16                             | A16                           | PGCK1-GCK1-I/O |
|                               |                          |                              |                               | A17                             | A17                           | I/O            |
|                               |                          |                              |                               | A18*                            | A18*                          | I/O            |
|                               |                          |                              |                               | A19*                            | A19*                          | I/O            |
|                               |                          |                              |                               | A20*                            | A20*                          | I/O            |
|                               |                          |                              |                               | A21*                            | A21*                          | I/O            |
|                               |                          |                              |                               |                                 |                               | ALL OTHERS     |

\* XC4000X only

- Notes
1. A shaded table cell represents a 50 kΩ - 100 kΩ pull-up before and during configuration.
  2. (I) represents an input; (O) represents an output.
  3. INIT is an open-drain output during configuration.



|      | Description            | Symbol      | Min | Max | Units |
|------|------------------------|-------------|-----|-----|-------|
| RCLK | Delay to Address valid | 1 $T_{RAC}$ | 0   | 200 | ns    |
|      | Data setup time        | 2 $T_{DRC}$ | 60  |     | ns    |
|      | Data hold time         | 3 $T_{RCD}$ | 0   |     | ns    |

Notes: 1. At power-up,  $V_{cc}$  must rise from 2.0 V to  $V_{cc}$  min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until  $V_{cc}$  is valid.

2. The first Data byte is loaded and CCLK starts at the end of the first  $\overline{RCLK}$  active cycle (rising edge).

This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than 500 ns. EPROM data output has no hold-time requirements.

**Figure 55: Master Parallel Mode Programming Switching Characteristics**

## Synchronous Peripheral Mode


Synchronous Peripheral mode can also be considered Slave Parallel mode. An external signal drives the CCLK input(s) of the FPGA(s). The first byte of parallel configuration data must be available at the Data inputs of the lead FPGA a short setup time before the rising CCLK edge. Subsequent data bytes are clocked in on every eighth consecutive rising CCLK edge.

The same CCLK edge that accepts data, also causes the RDY/ $\overline{\text{BUSY}}$  output to go High for one CCLK period. The pin name is a misnomer. In Synchronous Peripheral mode it is really an ACKNOWLEDGE signal. Synchronous operation does not require this response, but it is a meaningful signal for test purposes. Note that RDY/ $\overline{\text{BUSY}}$  is pulled High with a high-impedance pullup prior to  $\overline{\text{INIT}}$  going High.

The lead FPGA serializes the data and presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In order to complete the serial shift operation, 10 additional CCLK rising edges are required after the last data byte has been loaded, plus one more CCLK cycle for each daisy-chained device.


Synchronous Peripheral mode is selected by a <011> on the mode pins (M2, M1, M0).



X9027

**Figure 56: Synchronous Peripheral Mode Circuit Diagram**

## Configuration Switching Characteristics



X1532

### Master Modes (XC4000E/EX)

| Description                |           | Symbol     | Min | Max  | Units                  |
|----------------------------|-----------|------------|-----|------|------------------------|
| Power-On Reset             | M0 = High | $T_{POR}$  | 10  | 40   | ms                     |
|                            | M0 = Low  | $T_{POR}$  | 40  | 130  | ms                     |
| Program Latency            |           | $T_{PI}$   | 30  | 200  | $\mu$ s per CLB column |
| CCLK (output) Delay        |           | $T_{ICCK}$ | 40  | 250  | $\mu$ s                |
| CCLK (output) Period, slow |           | $T_{CCLK}$ | 640 | 2000 | ns                     |
| CCLK (output) Period, fast |           | $T_{CCLK}$ | 80  | 250  | ns                     |

### Master Modes (XC4000XL)

| Description                |           | Symbol     | Min | Max  | Units                  |
|----------------------------|-----------|------------|-----|------|------------------------|
| Power-On Reset             | M0 = High | $T_{POR}$  | 10  | 40   | ms                     |
|                            | M0 = Low  | $T_{POR}$  | 40  | 130  | ms                     |
| Program Latency            |           | $T_{PI}$   | 30  | 200  | $\mu$ s per CLB column |
| CCLK (output) Delay        |           | $T_{ICCK}$ | 40  | 250  | $\mu$ s                |
| CCLK (output) Period, slow |           | $T_{CCLK}$ | 540 | 1600 | ns                     |
| CCLK (output) Period, fast |           | $T_{CCLK}$ | 67  | 200  | ns                     |

### Slave and Peripheral Modes (All)

| Description                    |  | Symbol     | Min | Max | Units                  |
|--------------------------------|--|------------|-----|-----|------------------------|
| Power-On Reset                 |  | $T_{POR}$  | 10  | 33  | ms                     |
| Program Latency                |  | $T_{PI}$   | 30  | 200 | $\mu$ s per CLB column |
| CCLK (input) Delay (required)  |  | $T_{ICCK}$ | 4   |     | $\mu$ s                |
| CCLK (input) Period (required) |  | $T_{CCLK}$ | 100 |     | ns                     |

## Product Availability

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at <http://www.xilinx.com> for the latest revision of the specifications.

**Table 24: Component Availability Chart for XC4000XL FPGAs**

|          | PINS | TYPE | CODE | 84          | 100         | 100         | 144         | 144             | 160            | 160         | 176         | 176             | 208            | 208         | 240            | 240         | 256        | 299        | 304            | 352        | 411        | 432        | 475        | 559        | 560        |
|----------|------|------|------|-------------|-------------|-------------|-------------|-----------------|----------------|-------------|-------------|-----------------|----------------|-------------|----------------|-------------|------------|------------|----------------|------------|------------|------------|------------|------------|------------|
|          |      |      |      | Plast. PLOC | Plast. PQFP | Plast. VQFP | Plast. TQFP | High-Perf. TQFP | High-Perf. QFP | Plast. PQFP | Plast. TQFP | High-Perf. TQFP | High-Perf. QFP | Plast. PQFP | High-Perf. QFP | Plast. PQFP | Plast. BGA | Ceram. PGA | High-Perf. QFP | Plast. BGA | Ceram. PGA | Plast. BGA | Ceram. PGA | Ceram. PGA | Plast. BGA |
|          |      |      |      | PC84        | PQ100       | VQ100       | TQ144       | HT144           | HQ160          | PQ160       | TQ176       | HT176           | HQ208          | PQ208       | HQ240          | PQ240       | BG256      | PG299      | HQ304          | BG352      | PG411      | BG432      | PG475      | PG559      | BG560      |
| XC4002XL | -3   | C I  | C I  | C I         |             |             |             |                 |                |             |             |                 |                |             |                |             |            |            |                |            |            |            |            |            |            |
|          | -2   | C I  | C I  | C I         |             |             |             |                 |                |             |             |                 |                |             |                |             |            |            |                |            |            |            |            |            |            |
|          | -1   | C I  | C I  | C I         |             |             |             |                 |                |             |             |                 |                |             |                |             |            |            |                |            |            |            |            |            |            |
|          | -09C | C    | C    | C           |             |             |             |                 |                |             |             |                 |                |             |                |             |            |            |                |            |            |            |            |            |            |
| XC4005XL | -3   | C I  | C I  | C I         | C I         |             |             |                 |                | C I         |             |                 |                | C I         |                |             |            |            |                |            |            |            |            |            |            |
|          | -2   | C I  | C    | C I         | C I         |             |             |                 |                | C I         |             |                 |                | C I         |                |             |            |            |                |            |            |            |            |            |            |
|          | -1   | C I  | C I  | C I         | C I         |             |             |                 |                | C I         |             |                 |                | C I         |                |             |            |            |                |            |            |            |            |            |            |
|          | -09C | C    | C    | C           | C           |             |             |                 |                | C           |             |                 |                | C           |                |             |            |            |                |            |            |            |            |            |            |
| XC4010XL | -3   | C I  | C I  |             | C I         |             |             |                 |                | C I         | C I         |                 |                | C I         |                |             | C I        |            |                |            |            |            |            |            |            |
|          | -2   | C I  | C I  |             | C I         |             |             |                 |                | C I         | C I         |                 |                | C I         |                |             | C I        |            |                |            |            |            |            |            |            |
|          | -1   | C I  | C I  |             | C I         |             |             |                 |                | C I         | C I         |                 |                | C I         |                |             | C I        |            |                |            |            |            |            |            |            |
|          | -09C | C    | C    |             | C           |             |             |                 |                | C           | C           |                 |                | C           |                |             | C          |            |                |            |            |            |            |            |            |
| XC4013XL | -3   |      |      |             |             |             | C I         |                 |                | C I         |             | C I             |                | C I         |                | C I         | C I        |            |                |            |            |            |            |            |            |
|          | -2   |      |      |             |             |             | C I         |                 |                | C I         |             | C I             |                | C I         |                | C I         | C I        |            |                |            |            |            |            |            |            |
|          | -1   |      |      |             |             |             | C I         |                 |                | C I         |             | C I             |                | C I         |                | C I         | C I        |            |                |            |            |            |            |            |            |
|          | -09C |      |      |             |             |             | C           |                 |                | C           |             | C               |                | C           |                | C           | C          |            |                |            |            |            |            |            |            |
| XC4020XL | -3   |      |      |             |             |             | C I         |                 |                | C I         |             | C I             |                | C I         |                | C I         | C I        |            |                |            |            |            |            |            |            |
|          | -2   |      |      |             |             |             | C I         |                 |                | C I         |             | C I             |                | C I         |                | C I         | C I        |            |                |            |            |            |            |            |            |
|          | -1   |      |      |             |             |             | C I         |                 |                | C I         |             | C I             |                | C I         |                | C I         | C I        |            |                |            |            |            |            |            |            |
|          | -09C |      |      |             |             |             | C           |                 |                | C           |             | C               |                | C           |                | C           | C          |            |                |            |            |            |            |            |            |
| XC4028XL | -3   |      |      |             |             |             |             |                 | C I            |             |             |                 | C I            |             | C I            |             | C I        | C I        | C I            | C I        |            |            |            |            |            |
|          | -2   |      |      |             |             |             |             |                 | C I            |             |             |                 | C I            |             | C I            |             | C I        | C I        | C I            | C I        |            |            |            |            |            |
|          | -1   |      |      |             |             |             |             |                 | C I            |             |             |                 | C I            |             | C I            |             | C I        | C I        | C I            | C I        |            |            |            |            |            |
|          | -09C |      |      |             |             |             |             |                 | C              |             |             |                 | C              |             | C              |             | C          | C          | C              | C          |            |            |            |            |            |
| XC4036XL | -3   |      |      |             |             |             |             |                 | C I            |             |             |                 | C I            |             | C I            |             |            |            | C I            | C I        | C I        | C I        |            |            |            |
|          | -2   |      |      |             |             |             |             |                 | C I            |             |             |                 | C I            |             | C              |             |            |            | C I            | C I        | C I        | C I        |            |            |            |
|          | -1   |      |      |             |             |             |             |                 | C I            |             |             |                 | C I            |             | C I            |             |            |            | C I            | C I        | C I        | C I        |            |            |            |
|          | -09C |      |      |             |             |             |             |                 | C              |             |             |                 | C              |             | C              |             |            |            | C              | C          | C          | C          |            |            |            |
| XC4044XL | -3   |      |      |             |             |             |             |                 | C I            |             |             |                 | C I            |             | C I            |             |            |            | C I            | C I        | C I        | C I        |            |            |            |
|          | -2   |      |      |             |             |             |             |                 | C I            |             |             |                 | C I            |             | C I            |             |            |            | C I            | C I        | C I        | C I        |            |            |            |
|          | -1   |      |      |             |             |             |             |                 | C I            |             |             |                 | C I            |             | C I            |             |            |            | C I            | C I        | C I        | C I        |            |            |            |
|          | -09C |      |      |             |             |             |             |                 | C              |             |             |                 | C              |             | C              |             |            |            | C              | C          | C          | C          |            |            |            |
| XC4052XL | -3   |      |      |             |             |             |             |                 |                |             |             |                 |                |             | C I            |             |            |            | C I            |            | C I        | C I        |            |            | C I        |
|          | -2   |      |      |             |             |             |             |                 |                |             |             |                 |                |             | C I            |             |            |            | C I            |            | C I        | C I        |            |            | C I        |
|          | -1   |      |      |             |             |             |             |                 |                |             |             |                 |                |             | C I            |             |            |            | C I            |            | C I        | C I        |            |            | C I        |
|          | -09C |      |      |             |             |             |             |                 |                |             |             |                 |                |             | C              |             |            |            | C              |            | C          | C          |            |            | C          |
| XC4062XL | -3   |      |      |             |             |             |             |                 |                |             |             |                 |                |             | C I            |             |            |            | C I            |            |            | C I        | C I        |            | C I        |
|          | -2   |      |      |             |             |             |             |                 |                |             |             |                 |                |             | C I            |             |            |            | C I            |            |            | C I        | C I        |            | C I        |
|          | -1   |      |      |             |             |             |             |                 |                |             |             |                 |                |             | C I            |             |            |            | C I            |            |            | C I        | C I        |            | C I        |
|          | -09C |      |      |             |             |             |             |                 |                |             |             |                 |                |             | C              |             |            |            | C              |            |            | C          | C          |            | C          |
| XC4085XL | -3   |      |      |             |             |             |             |                 |                |             |             |                 |                |             |                |             |            |            |                |            |            | C I        |            | C I        | C I        |
|          | -2   |      |      |             |             |             |             |                 |                |             |             |                 |                |             |                |             |            |            |                |            |            | C I        |            | C I        | C I        |
|          | -1   |      |      |             |             |             |             |                 |                |             |             |                 |                |             |                |             |            |            |                |            |            | C I        |            | C I        | C I        |
|          | -09C |      |      |             |             |             |             |                 |                |             |             |                 |                |             |                |             |            |            |                |            |            | C          |            | C          | C          |

1/29/99

C = Commercial  $T_J = 0^\circ$  to  $+85^\circ\text{C}$

I = Industrial  $T_J = -40^\circ\text{C}$  to  $+100^\circ\text{C}$



## XC4000 Series Electrical Characteristics and Device-Specific Pinout Table


For the latest Electrical Characteristics and package/pinout information for each XC4000 Family, see the Xilinx web site at

[http://www.xilinx.com/xlnx/xweb/xil\\_publications\\_index.jsp](http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp)

## Ordering Information

### Example:

# XC4013E-3HQ240C



X9020

## Revision Control

| Version       | Description                                                                                                                                                                |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3/30/98 (1.5) | Updated XC4000XL timing and added XC4002XL                                                                                                                                 |
| 1/29/99 (1.5) | Updated pin diagrams                                                                                                                                                       |
| 5/14/99 (1.6) | Replaced Electrical Specification and pinout pages for E, EX, and XL families with separate updates and added URL link for electrical specifications/pinouts for Web users |