

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	20
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.25V
Data Converters	A/D 20x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VFQFN Exposed Pad
Supplier Device Package	28-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f411-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:



NOTES:



1.2. On-Chip Debug Circuitry

The C8051F41x devices include on-chip Silicon Laboratories 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Silicon Laboratories' debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F410DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F41x MCUs. The kit includes software with a developer's studio and debugger, a USB debug adapter, a target application board with the associated MCU installed, and the required cables and wall-mount power supply. The development kit requires a computer with Windows[®]98 SE or later installed. As shown in Figure 1.5, the PC is connected to the USB debug adapter. A six-inch ribbon cable connects the USB debug adapter to the user's application board, picking up the two C2 pins and GND.

The Silicon Laboratories IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to be socketed. Silicon Laboratories' debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.



Figure 1.5. Development/In-System Debug Diagram



1.3. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128-byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 32 kB ('F410/1) or 16 kB ('F412/3) of Flash. This memory may be reprogrammed in-system in 512 byte sectors and requires no special off-chip programming voltage.











1.7. Programmable Comparators

C8051F41x devices include two software-configurable voltage comparators with an input multiplexer. Each comparator offers programmable response time and hysteresis and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0 and CP1), or an asynchronous "raw" output (CP0A and CP1A). Comparator interrupts may be generated on rising, falling, or both edges. When in IDLE or SUSPEND mode, these interrupts may be used as a "wake-up" source for the processor. Comparator0 may also be configured as a reset source. A block diagram of the comparator is shown in Figure 1.9.





Figure 4.6. QFN-28 Recommended PCB Land Pattern

Table 4.5. QIN-201 CD Land 1 attern Dimensions	Table 4.5. QFN-28 PCB Land Pattern Dimensi	ons
--	--	-----

Dimension	Min	Max		Dimension	Min	Max				
C1	C1 4.80 X2 3.20 3.30									
C2	4.	80	Y1 0.85 0.95							
E	0.	50		Y2	3.20	3.30				
X1	0.20	0.30								
Notes: General 1. All dim 2. Dimens 3. This La Solder Mask E 4. All met mask a	 tes: neral All dimensions shown are in millimeters (mm) unless otherwise noted. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification. This Land Pattern Design is based on the IPC-7351 guidelines. der Mask Design All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60µm minimum, all the way around the pad. 									
Stencil Design 5. A stain to assu 6. The ste 7. The rat 8. A 3x3 a assure	 Stencil Design A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. The stencil thickness should be 0.125mm (5 mils). The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins. A 3x3 array of 0.90mm openings on a 1.1mm pitch should be used for the center pad to assure the proper paste volume (67% Paste Coverage). 									
Card Assembl 9. A No-C 10. The rea Small E	 Card Assembly 9. A No-Clean, Type-3 solder paste is recommended. 10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components. 									



Depending on the output connected to the ADC input, additional tracking time, more than is specified in Table 5.3 and Table 5.4, may be required after changing MUX settings. See the settling time requirements described in Section "5.3.6. Settling Time Requirements" on page 58.



Figure 5.3. ADC0 Tracking Modes

5.3.3. Timing

ADC0 has a maximum conversion speed specified in Table 5.3 and Table 5.4. ADC0 is clocked from the ADC0 Subsystem Clock (FCLK). The source of FCLK is selected based on the BURSTEN bit. When BURSTEN is logic 0, FCLK is derived from the current system clock. When BURSTEN is logic 1, FCLK is derived from the Burst Mode Oscillator, an independent clock source with a maximum frequency of 25 MHz.

When ADC0 is performing a conversion, it requires a clock source that is typically slower than FCLK. The ADC0 SAR conversion clock (SAR clock) is a divided version of FCLK. The divide ratio can be configured using the AD0SC bits in the ADC0CF register. The maximum SAR clock frequency is listed in Table 5.3 and Table 5.4.

ADC0 can be in one of three states at any given time: tracking, converting, or idle. Tracking time depends on the tracking mode selected. For Pre-Tracking Mode, tracking is managed by software and ADC0 starts conversions immediately following the convert start signal. For Post-Tracking and Dual-Tracking Modes, the tracking time after the convert start signal is equal to the value determined by the AD0TK bits plus 2 FCLK cycles. Tracking is immediately followed by a conversion. The ADC0 conversion time is always 13 SAR clock cycles plus an additional 2 FCLK cycles to start and complete a conversion. Figure 5.4 shows timing diagrams for a conversion in Pre-Tracking Mode and tracking plus conversion in Post-Tracking or Dual-Tracking Mode. In this example, repeat count is set to one.



5.3.5. Output Conversion Code

The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code. When the repeat count is set to 1, conversion codes are represented in 12-bit unsigned integer format and the output conversion code is updated after each conversion. Inputs are measured from '0' to $V_{REF} \times 4095/4096$. Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.2). Unused bits in the ADC0H and ADC0L registers are set to '0'. Example codes are shown in Table 5.1 for both right-justified and left-justified data.

Input Voltage	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
V _{REF} x 4095/4096	0x0FFF	0xFFF0
V _{REF} x 2048/4096	0x0800	0x8000
V _{REF} x 2047/4096	0x07FF	0x7FF0
0	0x0000	0x0000

 Table 5.1. ADC0 Examples of Right- and Left-Justified Samples

When the ADC0 Repeat Count is greater than 1, the output conversion code represents the accumulated result of the conversions performed and is updated after the last conversion in the series is finished. Sets of 4, 8, or 16 consecutive samples can be accumulated and represented in unsigned integer format. The repeat count can be selected using the AD0RPT bits in the ADC0CF register. The value must be right-justified (AD0LJST = "0"), and unused bits in the ADC0H and ADC0L registers are set to '0'. The example in Table 5.2 shows the right-justified result for various input voltages and repeat counts. Notice that accumulating 2^n samples is equivalent to left-shifting by *n* bit positions when all samples returned from the ADC have the same value.

Input Voltage	Repeat Count = 4	Repeat Count = 8	Repeat Count = 16
V _{REF} x 4095/4096	0x3FFC	0x7FF8	0xFFF0
V _{REF} x 2048/4096	0x2000	0x4000	0x8000
V _{REF} x 2047/4096	0x1FFC	0x3FF8	0x7FF0
0	0x0000	0x0000	0x0000



SFR Definition 5.5. ADC0CN: ADC0 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
AD0EN	BURSTEN	AD0INT	AD0BUSY	AD0WINT	AD0LJST	AD0CM1	AD0CM0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
						(bi	t addressable)	0xE8			
Bit7:	AD0EN: AD0	0 Enable F	Bit.								
	0: ADC0 Disabled. ADC0 is in low-power shutdown.										
	1: ADC0 Enabled. ADC0 is active and ready for data conversions.										
Bit6:	BURSTEN: ADC0 Burst Mode Enable Bit.										
	0: ADC0 Burs	st Mode Di	sabled.								
DUE	1: ADC0 Burs	st Mode Er	habled.								
BIt5:		JU Convers	sion Comple	te interrupt	Flag.	at time AD(arad			
	1: ADC0 has				since the la	ast time AD	JINT Was cle	areo.			
Bit∕I ·			Rit								
DIL4.	Read:	DC0 Dusy	Dit.								
	0: ADC0 con	version is a	complete or	a conversio	on is not cu	rrently in pro	oaress. AD0	INT is set			
	to logic 1 on	the falling (edge of AD0	BUSY.			- <u>-</u>				
	1: ADC0 con	version is i	n progress.								
	Write:										
	0: No Effect.										
	1: Initiates Al	DC0 Conve	ersion if AD0	CM1-0 = 0	0b						
Bit3:	AD0WINT: A	DC0 Windo	ow Compare	Interrupt F	lag.						
	This bit must	be cleared	l by software	э.							
	0: ADC0 Win	dow Comp	arison Data	match has	not occurre	ed since this	s flag was la	st cleared.			
DVA	1: ADC0 Win	dow Comp	arison Data	match has	occurred.						
Bit2:	ADULJSI: AL	JCO Left Ju	Istify Select	to stated to ad	:CI						
	0: Data in AL			is right just	ilied. iad Thia an	tion should	not he used	l with a			
	1: Data In AL	areator the	UL registers		iea. This op	nion snouid	not be used	with a			
Rite1_0.		ADC0 Start	of Conversi	ion Mode S	alact	0, 01 110 <i>)</i> .					
Dito 1-0.		nversion in	itiated on ev	verv write o	f '1' to ADO	BUSY					
	01: ADC0 co	nversion in	itiated on ov	erflow of T	imer 3.	0001.					
	10: ADC0 co	nversion in	itiated on ris	sina edae o	f external C	NVSTR.					
	11: ADC0 coi	nversion in	itiated on ov	erflow of Ti	imer 2.						



5.4.1. Window Detector In Single-Ended Mode

Figure 5.7 shows two example window comparisons for right-justified data with ADC0LTH:ADC0LTL = 0x0200 (512d) and ADC0GTH:ADC0GTL = 0x0100 (256d). The input voltage can range from '0' to V_{REF} x (4095/4096) with respect to GND, and is represented by a 12-bit unsigned integer value. The repeat count is set to one. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0x0100 < ADC0H:ADC0L < 0x0200). In the right example, and AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0x0100 or ADC0H:ADC0L > 0x0200). Figure 5.8 shows an example using left-justified data with the same comparison values.



Figure 5.7. ADC Window Compare Example: Right-Justified Single-Ended Data



Figure 5.8. ADC Window Compare Example: Left-Justified Single-Ended Data



6.1.2. Update Output Based on Timer Overflow

The IDAC output update can be scheduled on a Timer overflow. This feature is useful in systems where the IDAC is used to generate a waveform of a defined sampling rate, by eliminating the effects of variable interrupt latency and instruction execution on the timing of the IDAC output. When the IDAnCM bits (IDAnCN.[6:4]) are set to '000', '001', '010' or '011', writes to both IDAC data registers (IDAnL and IDAnH) are held until an associated Timer overflow event (Timer 0, Timer 1, Timer 2 or Timer 3, respectively) occurs, at which time the IDAnH:IDAnL contents are copied to the IDAC input latch, allowing the IDAC output to change to the new value. When updates are scheduled based on Timer 2 or 3, updates occur on low-byte overflows if Timer 2 or 3 is in 8-bit mode and high-byte overflows if Timer 2 or 3 is in 16-bit mode.

6.1.3. Update Output Based on CNVSTR Edge

The IDAC output can also be configured to update on a rising edge, falling edge, or both edges of the external CNVSTR signal. When the IDAnCM bits (IDAnCN.[6:4]) are set to '100', '101', or '110', writes to the IDAC data registers (IDAnL and IDAnH) are held until an edge occurs on the CNVSTR input pin. The particular setting of the IDAnCM bits determines whether the IDAC output is updated on rising, falling, or both edges of CNVSTR. When a corresponding edge occurs, the IDAnH:IDAnL contents are copied to the IDAC input latch, allowing the IDAC output to change to the new value.

6.2. IDAC Output Mapping

The IDAC data word can be Left Justified or Right Justified as shown in Figure 6.2. When Left Justified, the 8 MSBs of the data word (D11-D4) are mapped to bits 7-0 of the IDAnH register and the 4 LSBs of the data word (D3-D0) are mapped to bits 7-4 of the IDAnL register. When Right Justified, the 4 MSBs of the data word (D11-D8) are mapped to bits 3-0 of the IDAnH register and the 8 LSBs of the data word (D7-D0) are mapped to bits 7-0 of the IDAnH register and the 8 LSBs of the data word (D7-D0) are mapped to bits 7-0 of the IDAnH register. The IDAC data word justification is selected using the IDAnRJST bit (IDAnCN.2).

The full-scale output current of the IDAC is selected using the IDAnOMD bits (IDAnCN[1:0]). By default, the IDAC is set to a full-scale output current of 2 mA. The IDAnOMD bits can also be configured to provide full-scale output currents of 0.25 mA, 0.5 mA, or 1 mA.

Left Justified Data	(IDAnF	RJST =	= 0):										
	IDA	νnΗ							IDA	۱nL			
D11 D10 D9	D8	D7	D6	D5	D4	D3	D2	D1	D0				
Right Justified Data (IDAnRJST = 1):													
	IDA	IDAnH IDAnL											
		D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
IDAn Data Word				Outo		ront v			hit co	ttina			
	(44		•	Outp						ung	(00) (0		• •
(D11–D0)	.11	′ (2 m	A)	-10	0′ (1 m	nA) (°01' (0.5 mA)					'00' (0.25 mA)		
0x000		0 mA			0 mA	0 mA				0 mA			
0x001	1/40	1/4096 x 2 mA 1/4096 x 1			mΑ	1/4	096 x (0.5 mA	۱	1/4096	x 0.25	mA	
0x800	2048/4	1096 x	2 mA	2048/	4096 x	(1 mA	2048	/4096	x 0.5 n	nA 20	048/409	6 x 0.2	25 mA
0xFFF	4095/4	4096 x	2 mA	4095/	4096 ×	(1 mA	4095	/4096 :	x 0.5 n	אר A	095/409	6 x 0.2	25 mA

Figure 6.2. IDAC Data Word Mapping



SFR Definition 6.5. IDA1H: IDA0 Data High Byte



SFR Definition 6.6. IDA1L: IDA1 Data Low Byte



6.3. IDAC External Pin Connections

The IDA0 output is connected to P0.0, and the IDA1 output can be connected to P0.0 or P0.1. The output pin for IDA1 is selected using IDAMRG (REF0CN.7). When the enable bits for both IDACs (IDAnEN) are set to '0', the IDAC outputs behave as a normal GPIO pins. When either IDAC's enable bit is set to '1', the digital output drivers and weak pullup for the selected IDAC pin are automatically disabled, and the pin is connected to the IDAC output. When using the IDACs, the selected IDAC pin(s) should be skipped in the Crossbar by setting the corresponding PnSKIP bits to a '1'. Figure 6.3 shows the pin connections for IDA0 and IDA1.

When both IDACs are enabled and IDAMRG is set to logic 1, the output of both IDACs is merged onto P0.0.



Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.

10.2. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic 1. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.



SFR Definition 10.1. SP: Stack Pointer



SFR Definition 12.2. IP: Interrupt Priority

R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	PSPI0	PT2	PS0	PT1	PX1	PT0	PX0	1000000				
Bit7	Bit6	Bit1	Bit0	Bit Addressable								
	SFR Address: 0xB8											
Bit 7 [.]	UNUSED R											
Bit 6:	PSPI0: Serial Peripheral Interface (SPI0) Interrupt Priority Control.											
	This bit sets the priority of the SPI0 interrupt.											
	0: SPI0 interrupt set to low priority level.											
Bit 5:	PT2: Timer 2	Interrupt F	riority Cont	rol.								
Bit of	This bit sets	the priority	of the Time	r 2 interrup								
	0: Timer 2 in	terrupt set	to low priori	ty level.								
	1: Timer 2 in	terrupt set	to high prior	ity level.								
Bit 4:	PS0: UARTO	Interrupt F	Priority Cont	rol. To interment								
		the priority	of the UAR	10 Interrupt	•							
	1. LIARTO int	errunt set t	o high prior	ity level.								
Bit 3:	PT1: Timer 1	Interrupt F	Priority Cont	rol.								
	This bit sets	the priority	of the Time	r 1 interrup								
	0: Timer 1 in	terrupt set	to low priori	ty level.								
	1: Timer 1 in	terrupt set	to high prior	rity level.								
Bit 2:	PX1: Externa	al Interrupt	1 Priority C	ontrol.								
	I his bit sets	the priority	of the Exter	rnal Interrup	ot 1 interrup	ot.						
	1. External Ir	nterrupt 1 s	et to high n	riority level.								
Bit 1	PT0: Timer (Interrupt 1 S	Priority Cont	rol								
DR T.	This bit sets	the priority	of the Time	r 0 interrupt								
	0: Timer 0 in	terrupt set	to low priori	ty level.								
	1: Timer 0 in	terrupt set	to high prior	ity level.								
Bit 0:	PX0: Externa	al Interrupt	0 Priority C	ontrol.								
	This bit sets	the priority	of the Exte	rnal Interrup	ot 0 interrup	ot.						
	U: External Ir	nterrupt 0 s	et to low pri	ority level.								
	I. EXTERNAL I	iterrupt 0 S	er to nign p	nonty level.								



NOTES:



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address	s: 0x90
Bits7–0:	P1.[7:0] Write - Outp 0: Logic Low 1: Logic High Read - Alwa pin when con 0: P1.n pin is 1: P1.n pin is	ut appears o Output. n Output (hi ys reads '0' nfigured as s logic low. s logic high.	on I/O pins gh impedar if selected digital inpu	per Crossba nce if corres as analog in t.	ar Registers ponding P1 nput in regis	s. MDOUT.n I ster P1MDI	bit = 0). N. Directly⊧	reads Port

SFR Definition 18.10. P1: Port1

SFR Definition 18.11. P1MDIN: Port1 Input Mode





When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- Step 1. Force the XTAL1 and XTAL2 pins low by writing 0's to the port latch.
- Step 2. Configure XTAL1 and XTAL2 as analog inputs.
- Step 3. Release the crystal pins by writing '1's to the port latch.
- Step 4. Enable the external oscillator.
- Step 5. Wait at least 1 ms.
- Step 6. Poll for XTLVLD => '1'.
- Step 7. Switch the system clock to the external oscillator.

Note: Tuning-fork crystals may require additional settling time before XTLVLD returns a valid result.

The capacitors shown in the external crystal configuration provide the load capacitance required by the crystal for correct oscillation. These capacitors are "in series" as seen by the crystal and "in parallel" with the stray capacitance of the XTAL1 and XTAL2 pins.

Note: The load capacitance depends upon the crystal and the manufacturer. Please refer to the crystal data sheet when completing these calculations.

For example, a tuning-fork crystal of 32.768 kHz with a recommended load capacitance of 12.5 pF should use the configuration shown in Figure 19.1, Option 1. The total value of the capacitors and the stray capacitance of the XTAL pins should equal 25 pF. With a stray capacitance of 3 pF per pin, the 22 pF capacitors yield an equivalent capacitance of 12.5 pF across the crystal, as shown in Figure 19.2.



Figure 19.2. 32.768 kHz External Crystal Example

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.



SFR Definition	23.2.	SPI0CN:	SPI0	Control
-----------------------	-------	---------	------	---------

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value					
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit					
Bit 7:	SPIF: SPI0 I	nterrupt Fla	ag.										
	This bit is se	t to logic 1	by hardwar	e at the end	d of a data tra	ansfer. If ir	iterrupts are	enabled,					
	setting this bit causes the CPU to vector to the SPI0 interrupt service routine. This bit is not automatically cleared by hardware. It must be cleared by software.												
BIT 6:	This bit is so	e Collision i t to logic 1	-lag. by bardwar	o if a write t		is attomate	d when the	transmit					
	buffer has no	ot been emi	otied to the	SPI shift re	aister It mus	st be cleare	ed by softw:	are					
Bit 5:	MODF: Mod	e Fault Flag	j.		gioton it mat								
	This bit is se	t to logic 1	by hardwar	e (and gene	erates a SPI	0 interrupt)	when a ma	aster mode					
	collision is de	etected (NS	SS is low, M	STEN = 1,	and NSSMD	D [1:0] = 01)	. This bit is	not auto-					
	matically cle	ared by har	dware. It m	ust be clear	red by softwa	are.							
BIT 4:	This bit is so	eceive Ove	by bardwar	Slave Mode	oniy). Arates a SPI		when the r	acaiva buf-					
	fer still holds	unread da	ta from a pr	evious tran	sfer and the	last bit of t	the current	transfer is					
	shifted into the	he SPI0 shi	ft register.	This bit is no	ot automatic	ally cleared	d by hardwa	are. It must					
	be cleared b	y software.	0			•	•						
Bits 3–2:	NSSMD1-N	SSMD0: SI	ave Select I	Mode.									
	Selects betw	veen the fol	lowing NSS	operation i	modes:	ana 210 an	d Continn ("22 2 CDIO					
	Slave Mode	Oneration	" on page	220)	ation on pa	age 219 an	a Section	23.3. 3710					
	00: 3-Wire S	lave or 3-w	ire Master I	Mode. NSS	signal is not	t routed to	a port pin.						
	01: 4-Wire S	lave or Mul	ti-Master M	ode (Defau	lt). NSS is a	lways an ir	put to the c	device.					
	1x: 4-Wire S	ingle-Maste	er Mode. NS	SS signal is	mapped as a	an output fi	rom the dev	vice and will					
D '(4	assume the	value of NS	SMD0.										
Bit 1:	TXBMI: Iran	nsmit Buπei	r Empty. vic 0 when r	ow data ba	e boon writt	on to the tr	anemit huff	or When					
	data in the tr	ansmit buff	er is transfe	erred to the	SPI shift rea	lister, this b	bit will be se	et to logic 1.					
	indicating the	at it is safe	to write a ne	ew byte to t	he transmit l	buffer.		, ie iegie i,					
Bit 0:	SPIEN: SPIC) Enable.		-									
	This bit enab	oles/disable	s the SPI.										
	0: SPI disabl	led.											
	1. SPI enable	eu.											



24.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 24.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH	T2XCLK	TMR2H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T2ML	T2XCLK	TMR2L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 24.5. Timer 2 8-Bit Mode Block Diagram



25.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.



Figure 25.5. PCA Software Timer Mode Diagram

