



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.25V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f412-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:



1.13. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and six 16-bit capture/compare modules. The counter/timer is driven by a programmable timebase that can select between seven sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, real-time clock source divided by 8, Timer 0 overflow, or an external clock signal on the External Clock Input (ECI) pin.

Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM. Additionally, PCA Module 5 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. The PCA Capture/Compare Module I/O and the External Clock Input may be routed to Port I/O using the digital crossbar.



Figure 1.12. PCA Block Diagram



5.3.5. Output Conversion Code

The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code. When the repeat count is set to 1, conversion codes are represented in 12-bit unsigned integer format and the output conversion code is updated after each conversion. Inputs are measured from '0' to $V_{REF} \times 4095/4096$. Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.2). Unused bits in the ADC0H and ADC0L registers are set to '0'. Example codes are shown in Table 5.1 for both right-justified and left-justified data.

Input Voltage	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
V _{REF} x 4095/4096	0x0FFF	0xFFF0
V _{REF} x 2048/4096	0x0800	0x8000
V _{REF} x 2047/4096	0x07FF	0x7FF0
0	0x0000	0x0000

 Table 5.1. ADC0 Examples of Right- and Left-Justified Samples

When the ADC0 Repeat Count is greater than 1, the output conversion code represents the accumulated result of the conversions performed and is updated after the last conversion in the series is finished. Sets of 4, 8, or 16 consecutive samples can be accumulated and represented in unsigned integer format. The repeat count can be selected using the AD0RPT bits in the ADC0CF register. The value must be right-justified (AD0LJST = "0"), and unused bits in the ADC0H and ADC0L registers are set to '0'. The example in Table 5.2 shows the right-justified result for various input voltages and repeat counts. Notice that accumulating 2^n samples is equivalent to left-shifting by *n* bit positions when all samples returned from the ADC have the same value.

Input Voltage	Repeat Count = 4	Repeat Count = 8	Repeat Count = 16
V _{REF} x 4095/4096	0x3FFC	0x7FF8	0xFFF0
V _{REF} x 2048/4096	0x2000	0x4000	0x8000
V _{REF} x 2047/4096	0x1FFC	0x3FF8	0x7FF0
0	0x0000	0x0000	0x0000



SFR Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte



SFR Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte







Figure 9.3. Comparator Hysteresis Plot

The Comparator hysteresis is software-programmable via its Comparator Control register CPTnCN (for n = 0 or 1). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in SFR Definition 9.1 and SFR Definition 9.6). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Table 9.1, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by setting the CPnHYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see **Section "12. Interrupt Handler" on page 110**). The CPnFIF flag is set to logic 1 upon a Comparator falling-edge detect, and the CPnRIF flag is set to logic 1 upon the Comparator rising-edge detect. Once set, these bits remain set until cleared by software. The output state of the Comparator can be obtained at any time by reading the CPnOUT bit. The Comparator is enabled by setting the CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0.

The output state of the Comparator can be obtained at any time by reading the CPnOUT bit. The Comparator is enabled by setting the CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0. When the Comparator is enabled, the internal oscillator is awakened from SUSPEND mode if the Comparator output is logic 0.

Note that false rising edges and falling edges can be detected when the comparator is first powered-on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a short time after the comparator is enabled or its mode bits have been changed. This Power Up Time is specified in Table 9.1 on page 92.



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CPOEN		CPORIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9B
Bit7:	CP0EN: Cor	nparator0 E	nable Bit.					
	0: Comparat	or0 Disable	d.					
Bit6.		oru Enable	J. Output Sta	to Flog				
DILO.	0: Voltage or	CP0 + < C	P0_	ile Flay.				
	1: Voltage or	1 CP0 + < 0 1 CP0 + > C	P0					
Bit5:	CP0RIF: Co	mparator0	Rising-Edg	e Flag.				
	0: No Compa	arator0 Risi	ng Edge ha	as occurred	since this fl	ag was last	cleared.	
	1: Comparat	or0 Rising I	Edge has o	ccurred.				
Bit4:	CP0FIF: Cor	nparator0 F	alling-Edg	e Flag.				
	0: No Compa	arator0 Fall	Ing-Edge h	as occurred	I since this f	lag was last	cleared.	
Rite3_2		oro Failing-	Edge has o	o Hystoresi	e Control Bi	te		
DII33-2.	00 [.] Positive	Hvsteresis	Disabled	e i iysteresi		13.		
	01: Positive	Hvsteresis	= 5 mV.					
	10: Positive	Hysteresis	= 10 mV.					
	11: Positive I	Hysteresis	= 20 mV.					
Bits1–0:	CP0HYN1-C): Compara	tor0 Negati	ve Hysteres	sis Control E	Bits.		
	00: Negative	Hysteresis	Disabled.					
	01: Negative	Hysteresis	= 5 mV.					
	10. Negative	Hysteresis	= 10 mV					
		1, 1, 01010010	20					

SFR Definition 9.1. CPT0CN: Comparator0 Control



SFR Definition 9.4. CPT1MX: Comparator1 MUX Selection

CMX1N3 Bit7		R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	CMX1N2	2 CMX1N	1 CMX1N	0 CMX1F	P3 CMX1P2	CMX1P1	CMX1P0	11111111
2	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9E
Bits7–4:	CMX1N3-	CMX1N0: (Comparato	r1 Negative	e Input MUX Se	elect.		
-	These bits	select which	ch Port pin	is used as	the Comparato	or1 negative	e input.	
[CMX1N3	CMX1N2	CMX1N1	CMX1N0	Negative Inp	out		
-	0	0	0	0	P0.1			
-	0	0	0	1	P0.3			
-	0	0	1	0	P0.5			
-	0	0	1	1	P0.7			
-	0	1	0	0	P1.1			
	0	1	0	1	P1.3			
-	0	1	1	0	P1.5			
-	0	1	1	1	P1.7			
-	1	0	0	0	P2.1			
	1	0	0	1	P2.3*			
	1	0	1	0	P2.5*			
	1	0	1	1	P2.7			
ſ	1	1	Х	х	Reserved			
-	*Note: Ava	ailable only d	on the C805	1F410/2.				
	*Note: Ava	ailable only o	on the C805	1F410/2.				
	*Note: Ava	ailable only o	on the C805	1F410/2.				
Bits3–0:	*Note: Ava	ailable only o	Comparato	1F410/2.	Input MUX Sel	ect.	ipput	
Bits3–0:	*Note: Ava CMX1P3–(These bits	ailable only o CMX1P0: 0 select whice	on the C805 Comparato	1F410/2. r1 Positive is used as	Input MUX Sel	ect. pr1 positive	input.	
Bits3–0: (*Note: Ava CMX1P3–0 These bits CMX1P3	ailable only o CMX1P0: 0 select white CMX1P2	Comparato Comparato Ch Port pin	1F410/2. r1 Positive is used as	Input MUX Sel the Comparato	ect. or1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3–(These bits CMX1P3 0	ailable only o CMX1P0: (select whic CMX1P2 0	Comparato Comparato Ch Port pin CMX1P1 0	1F410/2. r1 Positive is used as CMX1P0 0	Input MUX Sel the Comparato Positive Inp P0.0	ect. or1 positive ut	input.	
Bits3–0:	*Note: Ava CMX1P3–0 These bits CMX1P3 0 0	ailable only o CMX1P0: (select white CMX1P2 0 0	Comparato Comparato Ch Port pin CMX1P1 0 0	1F410/2. r1 Positive is used as CMX1P0 0 1	Input MUX Sel the Comparato Positive Inp P0.0 P0.2	ect. or1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3–0 These bits CMX1P3 0 0 0	ailable only of CMX1P0: C select white CMX1P2 0 0 0	Comparator Comparator Ch Port pin CMX1P1 0 0 1	1F410/2. r1 Positive is used as CMX1P0 0 1 0	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4	ect. or1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3–(These bits CMX1P3 0 0 0 0 0	ailable only of CMX1P0: C select white CMX1P2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Comparato Comparato ch Port pin CMX1P1 0 0 1 1	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6	ect. or1 positive ut	input.	
Bits3–0:	*Note: Ava CMX1P3–0 These bits CMX1P3 0 0 0 0 0 0 0	ailable only of CMX1P0: C select white O control of the control of	Comparato Comparato ch Port pin CMX1P1 0 0 1 1 1 0	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0	ect. or1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3–0 These bits CMX1P3 0 0 0 0 0 0 0 0 0 0	CMX1P0: C select white CMX1P2 0 0 0 0 0 1 1	Comparator ch Port pin CMX1P1 0 0 1 1 1 0 0 0	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0 1 0 1	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0 P1.2	ect. or1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3-0 These bits CMX1P3 0 0 0 0 0 0 0 0 0 0 0 0	CMX1P0: C select whic CMX1P2 0 0 0 0 0 1 1 1 1	Comparator Comparator Ch Port pin CMX1P1 0 0 1 1 0 0 0 1	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0 1 0 1 0	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0 P1.2 P1.4	ect. pr1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3–0 These bits CMX1P3 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CMX1P0: C select whic CMX1P2 0 0 0 0 0 1 1 1 1 1	Comparato Comparato ch Port pin CMX1P1 0 0 1 1 0 0 1 1 1 1	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0 1 0 1 0 1	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0 P1.2 P1.4 P1.6	ect. or1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3–0 These bits CMX1P3 0 0 0 0 0 0 0 0 0 0 0 0 1	CMX1P0: 0 select whic 0 0 0 0 1 1 1 1 1 0	Comparato Comparato ch Port pin CMX1P1 0 0 1 1 0 0 1 1 0 1 0 1 0 0	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0 1 0 1 0 1 0 1 0	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0 P1.2 P1.4 P1.6 P2.0	ect. or1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3–0 These bits CMX1P3 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1	ailable only of CMX1P0: C select white 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0	Comparator Comparator ch Port pin 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0 0 0	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0 1 0 1 0 1 0 1 0 1	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0 P1.2 P1.4 P1.6 P2.0 P2.2	ect. or1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3-0 These bits 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	ailable only of CMX1P0: C select white 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0	Comparator Comparator Ch Port pin 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0 P1.2 P1.4 P1.6 P2.0 P2.2 P2.4*	ect. or1 positive	input.	
Bits3–0:	*Note: Ava CMX1P3–0 These bits CMX1P3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	CMX1P0: C select whic CMX1P2 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0	Comparato Comparato ch Port pin CMX1P1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0 P1.2 P1.4 P1.6 P2.0 P2.2 P2.4* P2.6*	ect. or1 positive ut	input.	
Bits3–0:	*Note: Ava CMX1P3–0 These bits CMX1P3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	CMX1P0: C select whice CMX1P2 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 1	Comparator ch Port pin CMX1P1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 2 0 1 1 1 2 1 2	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0 P1.2 P1.4 P1.6 P2.0 P2.2 P2.4* P2.6* Reserved	ect. or1 positive ut	input.	
Bits3–0:	*Note: Ava CMX1P3-0 These bits CMX1P3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ailable only of CMX1P0: C select white 0 1 1 1 1 1 1 1 0 0 1<	Comparator ch Port pin CMX1P1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0	1F410/2. r1 Positive is used as CMX1P0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1	Input MUX Sel the Comparato Positive Inp P0.0 P0.2 P0.4 P0.6 P1.0 P1.2 P1.4 P1.6 P2.0 P2.2 P2.4* P2.6* Reserved	ect. or1 positive	input.	
Bits3–0: (*Note: Ava CMX1P3-0 These bits CMX1P3 0	ailable only o CMX1P0: 0 select white CMX1P2 0	Comparato Comparato Ch Port pin CMX1P1 0	1F410/2. r1 Positive is used as CMX1P0 0	Input MUX Sel the Comparato Positive Inp P0.0	ect. or1 positive	input.	



Table 9.1. Comparator Electrical Characteristics

 V_{DD} = 2.0 V, -40 to +85 °C unless otherwise noted. All specifications apply to both Comparator0 and Comparator1 unless otherwise noted. Typical values are given at 25 °C.

Parameter	Conditions	Min	Тур	Max	Units
Response Time:	CP0+ - CP0- = 100 mV	-	120		ns
Mode 0, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV	-	160		ns
Response Time:	CP0+ - CP0- = 100 mV	-	200		ns
Mode 1, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV	-	340		ns
Response Time:	CP0+ - CP0- = 100 mV	<u> </u>	360		ns
Mode 2, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV	<u> </u>	720		ns
Response Time:	CP0+ - CP0- = 100 mV	<u> </u>	2.2		μs
Mode 3, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV	<u> </u>	7.2		μs
Common-Mode Rejection Ratio ²		<u> </u>	1.5	14	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00	<u> </u>	0.5	2.0	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	2	4.5	10	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	5	9.0	20	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	13	18.0	40	mV
Negative Hysteresis 1	CP0HYN1-0 = 00	<u> </u>	-0.5	-2.0	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	-2	-4.5	-10	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	-5	-9.0	-20	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	-13	-18.0	-40	mV
Inverting or Non-Inverting Input Voltage Range		-0.25	—	V _{DD} + 0.25	V
Input Capacitance			4		pF
Input Bias Current			0.5		nA
Input Offset Voltage		-10	—	10	mV
Power Supply	<u></u>	·		·	
Power Supply Rejection ²			0.2	4	mV/V
Power-up Time		<u> </u>	2.3	_	μs
	Mode 0	<u> </u>	13	30	μA
Supply Current at DC	Mode 1		6.0	20	μA
	Mode 2		3.0	10	μA
	Mode 3	-	1.0	5	μA
Notes:		<u> </u>		·	

1. Vcm is the common-mode voltage on CP0+ and CP0-.

2. Guaranteed by design and/or characterization.



SFR Definition 10.2. DPL: Data Pointer Low Byte



SFR Definition 10.3. DPH: Data Pointer High Byte





SFR Definition 14.3. CRC0DAT: CRC0 Data Output



SFR Definition 14.4. CRC0FLIP: CRC0 Bit Flip





15. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost, even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled during and after the reset. For V_{DD} Monitor and power-on resets, the \overrightarrow{RST} pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to Section "19. Oscillators" on page 165 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (Section "25.3. Watchdog Timer Mode" on page 257 details the use of the Watchdog Timer). Program execution begins at location 0x0000.



Figure 15.1. Reset Sources



NOTES:



SFR Definition 18.1. XBR0: Port I/O Crossbar Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP1E	CP0AE	CP0E	SYSCKE	SMB0E	SPI0E	URT0E	00000000
Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Address: 0xE1							
CP1AE: Cor	nparator1 A	synchrono	us Output E	nable			
0: Asynchror	nous CP1 u	navailable	at Port pin.				
1: Asynchror	nous CP1 re	outed to Po	rt pin.				
CP1E: Com	parator1 Ou	tput Enable	e				
0: CP1 unav	ailable at P	ort pin.					
1: CP1 route	ed to Port pi	n					
CP0AE: Cor	nparator0 A	synchrono	us Output E	nable			
0: Asynchror		navailable	at Port pin.				
1: Asynchror		Duted to Po	rt pin.				
	ailable at D	ort nin	3				
1: CP0 route	allable at r	n pin.					
SYSCKE /S	YSCI K Ou	n. tout Enable	2				
0: /SYSCLK	unavailable	at Port pir	,).				
1: /SYSCLK	output rout	ed to Port r	bin.				
SMB0E: SM	Bus I/O Ena	able					
0: SMBus I/0) unavailab	le at Port p	ins.				
1: SMBus I/0	D routed to	Port pins.					
SPI0E: SPI I	/O Enable						
0: SPI I/O ur	navailable a	t Port pins.					
1: SPI I/O ro	uted to Por	t pins. Note	that the SP	I can be as	signed eith	er 3 or 4 G	PIO pins.
URTOE: UA	RT I/O Outp	ut Enable					
		e at Port pir). Sina D0 4				
I. UART IX	U, KAU lout	ed to Port p	bins P0.4 an	u P0.5.			
	R/W Bit6 CP1AE: Cor 0: Asynchron 1: Asynchron CP1E: Com 0: CP1 unav 1: CP1 route CP0AE: Cor 0: Asynchron 1: Asynchron CP0E: Com 0: CP0 unav 1: CP0 route SYSCKE: /S 0: /SYSCLK 1: /SYSCLK SMB0E: SM 0: SMBus I/C SPI0E: SPI I 0: SPI I/O ur 1: SPI I/O route SPI0E: UART 0: UART I/O 1: UART TX	R/WR/WCP1ECP0AEBit6Bit5CP1AE: Comparator1 A0: Asynchronous CP1 u1: Asynchronous CP1 u1: Asynchronous CP1 u1: Asynchronous CP1 u0: CP1 unavailable at P1: CP1 routed to Port piCP0AE: Comparator0 A0: Asynchronous CP0 u1: Asynchronous CP0 u1: Asynchronous CP0 u0: Asynchronous CP0 u0: Asynchronous CP0 u0: CP0 unavailable at P1: CP0 routed to Port piSYSCKE: /SYSCLK Ou0: /SYSCLK unavailable1: /SYSCLK output routSMBUS I/O unavailable1: SMBus I/O unavailable1: SMBus I/O routed toSPI0E: SPI I/O Enable0: SPI I/O unavailable at1: SPI I/O routed to PortURTOE: UART I/O Outp0: UART I/O unavailable1: UART TX0, RX0 rout	R/WR/WR/WCP1ECP0AECP0EBit6Bit5Bit4CP1AE: Comparator1 Asynchronou0: Asynchronous CP1 unavailable1: Asynchronous CP1 routed to PotCP1E: Comparator1 Output Enable0: CP1 unavailable at Port pin.1: CP1 routed to Pot pin.CP0AE: Comparator0 Asynchronou0: Asynchronous CP0 unavailable1: CP1 routed to Port pin.CP0AE: Comparator0 Asynchronou0: Asynchronous CP0 unavailable1: Asynchronous CP0 routed to PotCP0E: Comparator0 Output Enable0: CP0 unavailable at Port pin.1: CP0 routed to Pot pin.SYSCKE: /SYSCLK Output Enable0: /SYSCLK unavailable at Port pin.1: SYSCLK output routed to Pot pin.SYSCKE: SMBus I/O Enable0: SMBus I/O unavailable at Port pin.1: SMBus I/O routed to Pot pins.SPI0E: SPI I/O Enable0: SPI I/O unavailable at Port pins.1: SPI I/O routed to Pot pins.1: SPI I/O unavailable at Port pins.1: QART I/O Output Enable0: UART I/O unavailable at Port pins.1: UART TX0, RX0 routed to Port pins.	R/WR/WR/WR/WCP1ECP0AECP0ESYSCKEBit6Bit5Bit4Bit3CP1AE: Comparator1 Asynchronous Output En0: Asynchronous CP1 unavailable at Port pin.1: Asynchronous CP1 routed to Port pin.CP1E: Comparator1 Output Enable0: CP1 unavailable at Port pin.1: CP1 routed to Port pin.CP0AE: Comparator0 Asynchronous Output En0: Asynchronous CP0 unavailable at Port pin.1: Asynchronous CP0 routed to Port pin.CP0E: Comparator0 Output Enable0: CP0 unavailable at Port pin.1: CP0 routed to Port pin.SYSCKE: /SYSCLK Output Enable0: /SYSCLK unavailable at Port pin.1: /SYSCLK output routed to Port pin.SMB0E: SMBus I/O Enable0: SMBus I/O unavailable at Port pins.1: SMBus I/O routed to Port pins.1: SMBus I/O routed to Port pins.1: SPI I/O unavailable at Port pins.1: QART I/O Output Enable0: UART I/O unavailable at Port pins.1: UART TX0, RX0 routed to Port pins P0.4 an	R/WR/WR/WR/WR/WCP1ECP0AECP0ESYSCKESMB0EBit6Bit5Bit4Bit3Bit2CP1AE: Comparator1 Asynchronous Output Enable0: Asynchronous CP1 unavailable at Port pin.1: Asynchronous CP1 routed to Port pin.CP1E: Comparator1 Output Enable0: CP1 unavailable at Port pin.1: Asynchronous CP1 routed to Port pin.CP1E: Comparator1 Output Enable0: CP1 unavailable at Port pin.1: CP1 routed to Port pin.CP0AE: Comparator0 Asynchronous Output Enable0: Asynchronous CP0 unavailable at Port pin.1: Asynchronous CP0 routed to Port pin.CP0E: Comparator0 Output Enable0: CP0 unavailable at Port pin.1: CP0 routed to Port pin.SYSCKE: /SYSCLK Output Enable0: /SYSCLK unavailable at Port pin.1: /SYSCLK output routed to Port pin.1: SMBUS I/O Enable0: SMBUS I/O unavailable at Port pins.1: SMBUS I/O routed to Port pins.1: SPI I/O Enable0: SPI I/O unavailable at Port pins.1: SPI I/O couted to Port pins. Note that the SPI can be asURTOE: UART I/O Output Enable0: UART I/O unavailable at Port pin.1: UART TX0, RX0 routed to Port pins P0.4 and P0.5.	R/WR/WR/WR/WR/WR/WCP1ECP0AECP0ESYSCKESMB0ESPI0EBit6Bit5Bit4Bit3Bit2Bit1CP1AE: Comparator1 Asynchronous Output Enable0: Asynchronous CP1 unavailable at Port pin.1: Asynchronous CP1 routed to Port pin.CP1E: Comparator1 Output Enable0: CP1 unavailable at Port pin.1: CP1 routed to Port pin.CP0AE: Comparator0 Asynchronous Output Enable0: Asynchronous CP0 routed to Port pin.CP0AE: Comparator0 Asynchronous Output Enable0: Asynchronous CP0 routed to Port pin.CP0E: Comparator0 Output Enable0: CP0 unavailable at Port pin.1: CP0 routed to Port pin.CP0E: Comparator0 Output Enable0: CP0 unavailable at Port pin.1: CP0 routed to Port pin.SYSCKE: /SYSCLK Output Enable0: /SYSCLK unavailable at Port pin.1: /SYSCLK output routed to Port pin.SMB0E: SMBus I/O Enable0: SMBus I/O unavailable at Port pins.1: SMBus I/O routed to Port pins.1: SPI I/O Enable0: SPI I/O Enable0: SPI I/O unavailable at Port pins.1: SPI I/O routed to Port pins. Note that the SPI can be assigned eithURTOE: UART I/O Output Enable0: UART I/O unavailable at Port pin.1: UART TX0, RX0 routed to Port pins P0.4 and P0.5.	RWRWRWRWRWRWRWCP1ECP0AECP0ESYSCKESMB0ESPI0EURT0EBit6Bit5Bit4Bit3Bit2Bit1Bit0SFR AddressCP1AE: Comparator1 Asynchronous Output Enable0: Asynchronous CP1 unavailable at Port pin.1: Asynchronous CP1 unavailable at Port pin.CP1E: Comparator1 Output Enable0: CP1 unavailable at Port pin.CP1E: Comparator1 Output Enable0: CP1 unavailable at Port pin.1: CP1 routed to Port pin.CP0AE: Comparator0 Asynchronous Output Enable0: CP0 unavailable at Port pin.CP0E: Comparator0 Output Enable0: CP0 outed to Port pin.CP0E: Comparator0 Output Enable0: CP0 unavailable at Port pin.CP0E: Comparator0 Output Enable0: CP0 routed to Port pin.SYSCKE: /SYSCLK Output Enable0: CP0 routed to Port pin.SYSCKE: /SYSCLK Output Enable0: SMBUS I/O Enable0: SMBUS I/O Enable0: SMBUS I/O Enable0: SPI I/O Enable0: SPI I/O couted to Port pins.1: SPI I/O couted to Port pins.<td colspan="4</td>



22. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in **Section "22.1. Enhanced Baud Rate Generation" on page 208**). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).







SFR Definition 22.2. SBUF0: Serial (UART0) Port Data Buffer

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	s: 0x99
Bits7–0:	SBUF0[7:0]: This SFR ac data is writte sion. Writing tents of the r	Serial Data cesses two en to SBUF a byte to S receive latc	a Buffer Bits registers; a 0, it goes to BUF0 initia h.	57-0 (MSB- transmit sh the transm tes the tran	_SB) ift register a t shift regis smission. A	and a receiv ter and is h a read of SE	ve latch reg eld for seria 3UF0 return	jister. When al transmis- is the con-





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 23.7. SPI Master Timing (CKPHA = 1)



24.3.3. External/smaRTClock Capture Mode

Capture Mode allows either the external oscillator or the smaRTClock clock to be measured against the system clock. The external oscillator and smaRTClock clock can also be compared against each other. Timer 3 can be clocked from the system clock, the system clock divided by 12, the external oscillator divided by 8, or the smaRTClock clock divided by 8, depending on the T3ML (CKCON.6), T3XCLK, and T3RCLK settings. The timer will capture either every 8 external clock cycles or every 8 smaRTClock clock clock cycles, depending on the T3RCLK setting. When a capture event is generated, the contents of Timer 3 (TMR3H:TMR3L) are loaded into the Timer 3 reload registers (TMR3RLH:TMR3RLL) and the TF3H flag is set. By recording the difference between two successive timer capture values, the external oscillator or smaRTClock clock can be determined with respect to the Timer 3 clock. The Timer 3 clock should be much faster than the capture clock to achieve an accurate reading. Timer 3 should be in 16-bit auto-reload mode when using Capture Mode.

For example, if T3ML = 1b, T3RCLK = 0b, and TF3CEN = 1b, Timer 3 will clock every SYSCLK and capture every smaRTClock clock divided by 8. If the SYSCLK is 24.5 MHz and the difference between two successive captures is 5984, then the smaRTClock clock is:

24.5 MHz / (5984 / 8) = 0.032754 MHz or 32.754 kHz.

This mode allows software to determine the exact smaRTClock frequency in self-oscillate mode and the external oscillator frequency when an RC network or capacitor is used to generate the signal.



Figure 24.9. Timer 3 Capture Mode Block Diagram



25.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPHn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 25.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 25.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$

Equation 25.2. 8-Bit PWM Duty Cycle

Using Equation 25.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.







25.2.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 25.3.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

$$DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$$

Equation 25.3. 16-Bit PWM Duty Cycle

Using Equation 25.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.





25.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 5. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH5) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 5 operates as a watchdog timer (WDT). The Module 5 high byte is compared to the PCA counter high byte; the Module 5 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.



SFR Definition 25.3. PCA0CPMn: PCA Capture/Compare Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
PWM16	6n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
PCA0CPM0: 0xDA, PCA0CPM1: 0xDB, PCA0CPM2: 0xDC, PCA0CPM3: 0xDD, PCA0CPM4: 0xDE, PCA0CPM5: 0xCE											
Bit7:	 Bit7: PWM16n: 16-bit Pulse Width Modulation Enable. This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1). 0: 8-bit PWM selected. 1: 16-bit PWM selected. 										
Bit6:	Bit6: ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n. 0: Disabled.										
Bit5:	CAPPn: Cap This bit enab 0: Disabled. 1: Enabled.	ture Positiv les/disables	e Function the positiv	Enable. e edge cap	ture for PC	A module n.					
Bit4:	CAPNn: Cap This bit enab 0: Disabled. 1: Enabled.	ture Negati les/disables	ve Function s the negati	Enable. ve edge ca	oture for PC	A module r).				
Bit3:	 Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. 0: Disabled. 1: Enabled 										
Bit2:	 Tit Enabled. TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode. 0: Disabled. 										
Bit1:	PWMn: Pulse This bit enab modulated si mode is used Frequency O 0: Disabled. 1: Enabled.	e Width Moo les/disables gnal is outp l if PWM16r utput Mode	dulation Mo the PWM f ut on the C n is set to lo	de Enable. function for EXn pin. 8-I gic 1. If the	PCA modul bit PWM is u TOGn bit is	e n. When e used if PWN also set, th	enabled, a 116n is clea ne module	oulse width ared; 16-bit operates in			
Bit0:	ECCFn: Cap This bit sets 0: Disable CO 1: Enable a C	ture/Compa the masking CFn interrup Capture/Cor	are Flag Inte g of the Cap ots. mpare Flag	errupt Enab oture/Compa interrupt re	le. are Flag (Co quest when	CFn) interru CCFn is se	ipt. et.				

