

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	20
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.25V
Data Converters	A/D 20x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VFQFN Exposed Pad
Supplier Device Package	28-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f413-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.	System Overview	19
	1.1. CIP-51 [™] Microcontroller	25
	1.1.1. Fully 8051 Compatible Instruction Set	25
	1.1.2. Improved Throughput	25
	1.1.3. Additional Features	25
	1.2. On-Chip Debug Circuitry	26
	1.3. On-Chip Memory	27
	1.4. Operating Modes	28
	1.5. 12-Bit Analog to Digital Converter	29
	1.6. Two 12-bit Current-Mode DACs	29
	1.7. Programmable Comparators	30
	1.8. Cyclic Redundancy Check Unit	31
	1.9. Voltage Regulator	31
	1.10.Serial Ports	31
	1.11.smaRTClock (Real Time Clock)	32
	1.12.Port Input/Output	33
	1.13.Programmable Counter Array	34
2.	Absolute Maximum Ratings	35
3.	Global DC Electrical Characteristics	36
4.	Pinout and Package Definitions	41
5.	12-Bit ADC (ADC0)	51
	5.1. Analog Multiplexer	51
	5.2. Temperature Sensor	52
	5.3. ADC0 Operation	52
	5.3.1. Starting a Conversion	53
	5.3.2. Tracking Modes	53
	5.3.3. Timing	54
	5.3.4. Burst Mode	56
	5.3.5. Output Conversion Code	57
	5.3.6. Settling Time Requirements	58
	5.4. Programmable Window Detector	63
	5.4.1. Window Detector In Single-Ended Mode	66
6.	12-Bit Current Mode DACs (IDA0 and IDA1)	69
	6.1. IDAC Output Scheduling	69
	6.1.1. Update Output On-Demand	69
	6.1.2. Update Output Based on Timer Overflow	70
	6.1.3. Update Output Based on CNVSTR Edge	70
	6.2. IDAC Output Mapping	70
	6.3. IDAC External Pin Connections	73
7.	Voltage Reference	77
8.	Voltage Regulator (REG0)	81
9.	Comparators	83





Figure 1.2. C8051F411 Block Diagram





Figure 1.3. C8051F412 Block Diagram



1.1. CIP-51[™] Microcontroller

1.1.1. Fully 8051 Compatible Instruction Set

The C8051F41x devices use Silicon Laboratories' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51[™] instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The C8051F41x family has a superset of all the peripherals included with a standard 8052.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's system clock running at 50 MHz, it has a peak throughput of 50 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/4	3	3/5	4	5	4/6	6	8
Number of Instructions	26	50	5	10	7	5	2	1	2	1

1.1.3. Additional Features

The C8051F41x SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

An extended interrupt handler allows the numerous analog and digital peripherals to operate independently of the controller core and interrupt the controller only when necessary. By requiring less intervention from the microcontroller core, an interrupt-driven system is more efficient and allows for easier implementation of multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip V_{DD} monitor, a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator0, a smaRTClock alarm or missing smaRTClock clock detector reset, a forced software reset, an external reset pin, and an illegal Flash access protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The internal oscillator is factory calibrated to 24.5 MHz ±2%. An external oscillator drive circuit is also included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. A clock multiplier allows for operation at up to 50 MHz. The dedicated smaRTClock oscillator can be extremely useful in low power applications, allowing the system to maintain accurate time while the MCU is not powered, or its internal oscillator is suspended. The MCU can be reset or have its oscillator awakened using the smaRTClock alarm function.



SFR Definition 5.3. ADC0H: ADC0 Data Word MSB

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBE
Bits7-0:	ADC0 Data V For AD0LJS 00: Bits 3–0 01: Bits 5–0 10: Bits 6–0 11: Bits 7–0 For AD0LJS 12-bit result.	Word High- T = 0 and A are the upp are the upp are the upp are the upp T = 1 (AD0)	Order Bits. ADORPT as ber 4 bits of ber 6 bits of ber 7 bits of ber 8 bits of RPT must b	follows: the accumu the accumu the accumu the accumu e '00'): Bits	Ilated result Ilated result Ilated result Ilated result 7–0 are the	t. Bits 7–4 a t. Bits 7–6 a t. Bit 7 is 0b t. most-signif	are 0000b. are 00b. o. ficant bits c	of the ADC0

SFR Definition 5.4. ADC0L: ADC0 Data Word LSB

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBD
Bits7-0:	ADC0 Data For AD0LJS For AD0LJS Bits 3-0 are	Word Low-(T = 0: Bits 7 T = 1 (AD0 0000b.	Drder Bits. 7-0 are the RPT must b	lower 8 bits be '00'): Bits	of the ADC 7-4 are the	0 accumula lower 4 bit	ated result s of the 12	2-bit result.



SFR Definition 5.6. ADC0TK: ADC0 Tracking Mode Select

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	AD0F	PWR		AD	0TM	ADO)TK	11111111			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
						(bit	addressable	e) 0xBA			
Bits7–4:	: AD0PWR3-0: ADC0 Burst Power-Up Time. For BURSTEN = 0: ADC0 power state controlled by AD0EN. For BURSTEN = 1 and AD0EN = 1; ADC0 remains enabled and does not enter the low power state. For BURSTEN = 1 and AD0EN = 0: ADC0 enters the low power state as specified in Table 5.3 and Table 5.4 and is enabled after each convert start signal. The Power Up time is programmed according to the following equation: $AD0PWR = \frac{Tstartup}{400ns} - 1$ or $Tstartup = (AD0PWR + 1)400ns$										
Bits3–2: Bits1–0:	AD0TM1–0: 00: Reserved 01: ADC0 is 10: ADC0 is 11: ADC0 is AD0TK1–0: / Post-Tracking 00: Post-Trac 01: Post-Trac 10: Post-Trac 11: Post-Trac	ADC0 Trac d. configured configured ADC0 Post g time is cc cking time i cking time i cking time i	king Mode to Post-Tra to Pre-Trac to Dual-Tra -Track Time ontrolled by s equal to 2 s equal to 4 s equal to 4 s equal to 1	Select Bits. cking Mode cking Mode cking Mode AD0TK as SAR clock SAR clock SAR clock SAR clock	e. follows: c cycles + 2 c cycles + 2 c cycles + 2 c cycles + 2 ck cycles + 2	FCLK cycle FCLK cycle FCLK cycle ? FCLK cycl	s. s. s. es.				

5.4. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.



SFR Definition 9.5.	CPT1MD:	Comparator1	Mode Selection
	•••••••••••••••••••••••••••••••••••••••		

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
RESERV	ED -	CP1RIE	CP1FIE	-	-	CP1MD1	CP1MD0	00000010			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
				0x9C							
Bit7:	RESERVE										
Bit6:	UNUSED. I										
Bit5:	CP1RIE: Comparator Rising-Edge Interrupt Enable.										
	0: Comparator rising-edge interrupt disabled.										
	1: Comparator rising-edge interrupt enabled.										
Bit4:	CP1FIE: Comparator Falling-Edge Interrupt Enable.										
	0: Compara	ator falling-e	dge interrup	t disabled.							
	1: Compara	ator falling-e	dge interrup	t enabled.							
Bits3–2:	UNUSED. I	Read = 00b.	Write = don	i't care.							
Bits1–0:	CP1MD1–C	CP1MD0: Co	pmparator1 I	Mode Select							
	I hese bits	affect the rea	sponse time	and power	consumpti	ion for Comp	barator1.				
	Mada				Effect.		1				
	wode	CP1MD1	CP1MDU		Effect						
	0	0	0	Fastes	t Respons	e lime					
	1										
	2 1 0 —										
	3	1	1	Lowest P	ower Con	sumption					



16.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.

16.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to '1' before software can modify the Flash memory; both PSWE and PSEE must be set to '1' before software can erase Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security mechanism allows the user to lock n 512-byte Flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where n is the 1's complement number represented by the Security Lock Byte. Note that the page containing the Flash Security Lock Byte is unlocked when no other Flash pages are locked (all bits of the Lock Byte are '1') and locked when any other Flash pages are locked (any bit of the Lock Byte is '0'). See the example below for an C8051F410.



Figure 16.1. Flash Program Memory Map

0x0000



0x0000

(P1MATCH & P1MASK). This allows Software to be notified if a certain change or pattern occurs on P0 or P1 input pins regardless of the XBRn settings. A port match event can cause an interrupt if EMAT (EIE2.1) is set to '1' or cause the internal oscillator to awaken from SUSPEND mode. See Section "19.1.1. Internal Oscillator Suspend Mode" on page 166 for more information.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address	: 0x80
Bits7–0:	P0.[7:0] Write - Outp 0: Logic Low 1: Logic Hig Read - Alwa pin when con 0: P0.n pin is 1: P0.n pin is	ut appears of Output. In Output (hi ys reads '0' Infigured as Is logic low. Is logic high.	on I/O pins gh impedar if selected digital inpu	per Crossb nce if corres as analog i t.	ar Registers ponding PC nput in regis	s.)MDOUT.n ster P0MDI	bit = 0). N. Directly r	eads Port

SFR Definition 18.3. P0: Port0

SFR Definition 18.4. POMDIN: Port0 Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	J
							SFR Address	: 0xF1
Bits7–0:	Analog Input Port pins con receiver disa 0: Correspor in analog in that pin. 1: Correspor	t Configurat nfigured as ibled. nding P0.n j put mode, nding P0.n j	tion Bits for analog inpu oin is config there MUS pin is not co	P0.7–P0.0 uts have the ured as an a T be a '1' ir onfigured as	(respective) ir weak pull analog inpu he Port L an analog	ly). lup, digital c it. In order f .atch regis input.	driver, and d for the P0.r ter corresp	ligital n pin to be onding to



19.2.3. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 19.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 k Ω and C = 50 pF:

f = 1.23(10³) / RC = 1.23(10³) / [246 x 50] = 0.1 MHz = 100 kHz

Referring to the table in SFR Definition 19.3, the required XFCN setting is 010b. Programming XFCN to a higher setting in RC mode will improve frequency accuracy at a slightly increased external oscillator supply current.

19.2.4. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 19.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the frequency of oscillation and calculate the capacitance to be used from the equations below. Assume $V_{DD} = 2.0 \text{ V}$ and f = 75 kHz:

f = KF / (C x V_{DD}) 0.075 MHz = KF / (C x 2.0)

Since the frequency of roughly 75 kHz is desired, select the K Factor from the table in SFR Definition 19.3 as KF = 7.7:

0.075 MHz = 7.7 / (C x 2.0)

C x 2.0 = 7.7 / 0.075 MHz

C = 102.6 / 2.0 pF = 51.3 pF

Therefore, the XFCN value to use in this example is 010b.



Internal Register Definition 20.7. ALARMn: smaRTClock Alarm

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
									11111111		
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_		
sm No	aRTClock te: These r	Addresses: AL egisters are no	ARM0: 0x08; ot SFRs. They	ALARM1: 0x0 can only be a	9; ALARM2: 0 ccessed indire	<pre><0A; ALARM3: ctly through R²</pre>	: 0x0B; ALARM TC0ADR and	//4: 0x0C; AL RTC0DAT.	ARM5: 0x0D		
Bits 7–0: ALARMn: smaRTClock Alarm Target. These 6 registers (ALARM5–ALARM0) are used to set an alarm event for the smaRTClock timer. The smaRTClock alarm should be disabled (RTC0AEN=0) when updating these reg- isters.											
No	Note: The LSB of ALARM0 is not used. The LSB of the 47-bit smaRTClock timer will be compared against ALARM0.1.										

20.4. Backup Regulator and RAM

The smaRTClock includes a backup supply regulator that keeps the smaRTClock peripheral fully functional when V_{DD} is turned off. The backup supply regulator regulates the V_{RTC-BACKUP} supply voltage, which can range from 1 V to 5.25 V. Switchover logic automatically powers smaRTClock from the backup supply when the voltage at V_{RTC-BACKUP} is greater than V_{DD}.

The smaRTClock also includes 64 bytes of backup RAM. This memory can be read and written indirectly using the RAMADDR and RAMDATA internal registers.

Internal Register Definition 20.8. RAMADDR: smaRTClock Backup RAM Address

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	smaRTClock Address:
Note: T	his register is n	ot an SFR. It o	can only be ac	cessed indirect	tly through RT	C0ADR and R	TC0DAT.	0x0E
Bit 7:	RAMADDR: These bits so address auto	smaRTClo elect the sr p-incremen	ck Battery E naRTClock ts after each	Backup RAN Backup RA n read or wr	/I Address E M byte that ite of RAMI	Bits is targeted DATA.	by RAMD	ATA. This



22. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in **Section "22.1. Enhanced Baud Rate Generation" on page 208**). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).







22.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 22.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.





Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 233). The Timer 1 reload value should be set so that over-flows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, the external oscillator clock / 8, or an external input T1. The UART0 baud rate is determined by Equation 22.1-A and Equation 22.1-B.

A) UartBaudRate =
$$\frac{1}{2} \times T1_Overflow_Rate$$

B) T1_Overflow_Rate = $\frac{T1_{CLK}}{256 - TH1}$

Equation 22.1. UART0 Baud Rate

Where $T1_{CLK}$ is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (8-bit auto-reload mode reload value). Timer 1 clock frequency is selected as described in Section "24. Timers" on page 231. A quick reference for typical baud rates and system clock frequencies is given in Table 22.1 through Table 22.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.



SFR Definition	23.2.	SPI0CN:	SPI0	Control
----------------	-------	---------	------	---------

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value			
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit			
							SFR Address	s: 0xF8			
	SFR AUDIESS: UXF8										
Bit 7:	SPIF: SPI0 I	nterrupt Fla	ag.								
	This bit is se	t to logic 1	by hardwar	e at the end	d of a data tra	ansfer. If ir	iterrupts are	e enabled,			
	setting this b	it causes th	ne CPU to v	ector to the	SPI0 interru	upt service	routine. Th	is bit is not			
D 1/ 0	automatically	y cleared by	/ hardware.	It must be	cleared by s	oftware.					
Bit 6:	WCOL: Write	e Collision I	-lag.	o if o write t		ia attamata	d when the	tronomit			
	huffer has no	nt heen emi	by narowan	SPI shift ro	aister It mus	is allemple st be cleare	a when the	are			
Bit 5:	MODF: Mod	e Fault Flag).	OF I SHITTE	gister. it mut		Ju by Soliwa	are.			
	This bit is se	t to logic 1	by hardwar	e (and gene	erates a SPI	0 interrupt)	when a ma	aster mode			
	collision is de	etected (NS	SS is low, M	STEN = 1,	and NSSMD	D[1:0] = 01)	. This bit is	not auto-			
	matically cle	ared by har	dware. It m	ust be clea	red by softwa	are.					
Bit 4:	RXOVRN: R	eceive Ove	errun Flag (S	Slave Mode	only).	0 :					
	I NIS DIT IS SE	t to logic 1	by narowar	e (and gene	erates a SPI	U Interrupt)	when the r	receive bui-			
	shifted into t	he SPI0 shi	ft register]	This bit is no	ot automatic	ally cleared	d by hardwa	are It must			
	be cleared b	y software.	in regioteri			any oroaroa					
Bits 3–2:	NSSMD1-N	SSMD0: SI	ave Select I	Mode.							
	Selects betw	veen the fol	lowing NSS	operation i	modes:						
	(See Section	n "23.2. SP	10 Master N	Node Opera	ation" on pa	a <mark>ge 219</mark> an	d Section '	'23.3. SPI0			
	Slave Mode	Operation	iro Mactor I	220). Modo NSS	cianal ic not	t routed to	a nort nin				
	01: 4-Wire S	lave or Mul	ti-Master M	ode (Defau	It) NSS is a	lwavs an ir	a poil pill.	device			
	1x: 4-Wire S	ingle-Maste	er Mode. NS	SS signal is	mapped as a	an output fi	rom the dev	vice and will			
	assume the	value of NS	SMD0.	0		•					
Bit 1:	TXBMT: Trar	nsmit Buffe	r Empty.								
	This bit will b	be set to log	jic 0 when r	new data ha	s been writt	en to the tr	ansmit buff	er. When			
	data in the transmit buffer is transferred to the SPI shift register, this bit will be set to logic										
Bit 0.) Enable	to write a ne	ew byte to t	ne transmit	bullel.					
Dit U.	This bit enab	oles/disable	s the SPI.								
	0: SPI disabled.										
	1: SPI enabl	ed.									



25. Programmable Counter Array (PCA0)

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and six 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "18.1. Priority Crossbar Decoder" on page 149 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between seven sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, smaRTClock Clock divided by 8, Timer 0 overflow, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "25.2. Capture/Compare Modules" on page 251). The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 25.1

Important Note: The PCA Module 5 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See Section 25.3 for details.



Figure 25.1. PCA Block Diagram



25.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 25.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS2	CPS1	CPS0	Timebase				
0	0	0	System clock divided by 12				
0	0	1	System clock divided by 4				
0	1	0	Timer 0 overflow				
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)				
1	0	0	System clock				
1	0	1	External oscillator source divided by 8*				
1	1	0	smaRTClock clock divided by 8*				
*Note: E	*Note: External clock divided by 8 and smaRTClock clock divided by 8 are synchronized with the system clock.						

Table 25.1. PCA Timebase Input Options







25.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 25.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See Figure 25.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
Х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High Speed Output
Х	1	0	0	Х	1	1	Х	Frequency Output
0	1	0	0	Х	0	1	Х	8-Bit Pulse Width Modulator
1	1	0	0	Х	0	1	Х	16-Bit Pulse Width Modulator
X = Don'	t Care							

Table 25.2. PCA0CPM Register Settings for PCA Capture/Compare Modules







25.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 25.1.

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Equation 25.1. Square Wave Frequency Output

Where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.



Figure 25.7. PCA Frequency Output Mode



25.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPHn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 25.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 25.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$

Equation 25.2. 8-Bit PWM Duty Cycle

Using Equation 25.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.







25.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

		R/W									
	OR	0015	0014	0015	0012	0011		Bit			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Addressable			
							SFR Address	s: 0xD8			
Bit7:	CF: PCA Counter/Timer Overflow Flag.										
	Counter/Tim	er Overflow	(CF) interr	unter/ niner	led setting	this hit caus	r 10 0x0000 ses the CPI	I to vector			
	to the PCA i	nterrupt ser	vice routine	e. This bit is	not automa	atically clear	red by hard	ware and			
	must be clea	ared by soft	ware.			,	,				
Bit6:	CR: PCA Co	ounter/Time	r Run Conti	rol.							
	This bit enab	oles/disable	s the PCA	Counter/Tim	ner.						
		nter/Timer (isabled.								
Bit0:	CCF5: PCA	Module 5 C	Capture/Cor	npare Flag.							
	This bit is se	et by hardwa	are when a	match or ca	apture occui	rs. When th	e CCF5 inte	errupt is			
	enabled, set	ting this bit	causes the	CPU to veo	ctor to the P	CA interrup	ot service ro	outine. This			
D:+4.	bit is not aut	omatically of Madula 4 C	cleared by h	hardware ar	nd must be o	cleared by s	software.				
DIL4.	This hit is se	t by hardw:	aplure/Cor	match or ca	anture occui	rs. When th	e CCF4 inte	errunt is			
	enabled, set	ting this bit	causes the	CPU to ve	ctor to the P	CA interrup	ot service ro	outine. This			
	bit is not aut	omatically o	cleared by h	nardware ar	nd must be o	cleared by s	software.				
Bit3:	CCF3: PCA	Module 3 C	Capture/Cor	npare Flag.				_			
	This bit is se	et by hardwa	are when a	match or ca	apture occur	rs. When th	e CCF3 inte	errupt is			
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. CCF2: PCA Module 2 Capture/Compare Flag.										
Bit2:											
	This bit is se	et by hardwa	are when a	match or ca	apture occui	rs. When th	e CCF2 inte	errupt is			
	enabled, set	ting this bit	causes the	CPU to veo	ctor to the P	CA interrup	ot service ro	outine. This			
Bi+1 ·		Modulo 1 C	Cleared by r	nardware ar	id must be o	cleared by s	software.				
DITT.	This bit is se	t by hardwa	are when a	match or ca	apture occui	rs. When th	e CCF1 inte	errupt is			
	enabled, set	ting this bit	causes the	CPU to ver	ctor to the P	CA interrup	ot service ro	outine. This			
	bit is not aut	omatically o	cleared by h	hardware ar	nd must be o	cleared by s	software.				
Bit0:	CCF0: PCA	Module 0 C	Capture/Cor	npare Flag.		no \A/box th		a mu und in			
	enabled set	ting this hit	are when a causes the	CPU to ver	tor to the P	CA interrur	t service ro	errupt is outine This			
	bit is not automatically cleared by hardware and must be cleared by software.										
		,				,					

SFR Definition 25.1. PCA0CN: PCA Control

