

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	41.667MHz
Connectivity	EBI/EMI, Ethernet, I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	70
Program Memory Size	96KB (48K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3808 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f96j65-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Di	Nomo	Pin Number	Pin	Buffer	Description
FII	n Name	TQFP	Туре	Туре	Description
RE0/P2D		2			PORTE is a bidirectional I/O port.
RE0 P2D			0		Digital I/O. ECCP2 PWM Output D.
RE1/P2C RE1 P2C		1	I/O O	ST —	Digital I/O. ECCP2 PWM Output C.
RE2/P2B RE2 P2B		64	I/O O	SТ —	Digital I/O. ECCP2 PWM Output B.
RE3/P3C RE3 P3C		63	I/O O	ST —	Digital I/O. ECCP3 PWM Output C.
RE4/P3B RE4 P3B		62	I/O O	ST —	Digital I/O. ECCP3 PWM Output B.
RE5/P1C RE5 P1C		61	I/O O	ST —	Digital I/O. ECCP1 PWM Output C.
Legend:	TTL = TTL co ST = Schmit I = Input P = Power	mpatible input t Trigger input w	ith CMOS	S levels	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

TABLE 1-4: PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

3.3 Crystal Oscillator/Ceramic Resonators (HS Modes)

In HS or HSPLL Oscillator modes, a crystal is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 3-2 shows the pin connections.

The oscillator design requires the use of a crystal that is rated for parallel resonant operation.

Note:	Use of a crystal rated for series resonant
	operation may give a frequency out of the
	crystal manufacturer's specifications.

FIGURE 3-2: CRYSTAL OSCILLATOR OPERATION (HS OR HSPLL CONFIGURATION)



- A series resistor (Rs) may be required for crystals with a low drive specification.
- 3: RF varies with the oscillator mode chosen.

TABLE 3-1:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal	Typical Capa Tes	acitor Values ted:
	Fieq.	C1	C2
HS	25 MHz	33 pF	33 pF

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices"
- AN849, "Basic PIC[®] Oscillator Design"
- AN943, "Practical PIC[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following this table for additional information.

- **Note 1:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 2: Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required to avoid overdriving crystals with low drive level specifications.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.

3.4 External Clock Input (EC Modes)

The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency, divided by 4, is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-3 shows the pin connections for the EC Oscillator mode.



EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 3-4. In this configuration, the OSC2 pin is left open. Current consumption in this configuration will be somewhat higher than EC mode, as the internal oscillator's feedback circuitry will be enabled (in EC mode, the feedback circuit is disabled).

FIGURE 3-4:

EXTERNAL CLOCK INPUT OPERATION (HS CONFIGURATION)



R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN		CM	RI	TO	PD	POR	BOR
bit 7	·						bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unk	nown
hit 7	IPEN. Interrur	ot Priority Enab	le hit				
	1 = Enable pri	iority levels on	interrupts				
	0 = Disable pr	riority levels on	interrupts (P	IC16CXXX Co	ompatibility mode	∋)	
bit 6	Unimplement	ted: Read as ')'				
bit 5	CM: Configura	ation Mismatch	Flag bit				
	1 = A Configu	uration Mismat	ch Reset has	not occurred		í o	a
	0 = A Configu Mismatch	uration Mismate Reset occurs	ch Reset has	occurred (mu	st be set in softv	vare after a Co	nfiguration
bit 4	RI: RESET INS	struction Flag b	, it				
	1 = The RESE	ET instruction v	as not execu	ited (set by firi	mware only)		
	0 = The RESI	ET instruction	was executed	d causing a d	evice Reset (mu	ust be set in so	oftware after a
hit 2	Brown-ou	It Reset occurs	i) ut Elog bit				
DIL 3	1 = Set by no	Wer-up CLRWI	ut Flag bit	or SLEED inst	truction		
	0 = A WDT ti	me-out occurre	d				
bit 2	PD: Power-Do	own Detection	Flag bit				
	1 = Set by po	ower-up or by th	ne CLRWDT in	struction			
L:1. 4	0 = Set by ex	ecution of the	SLEEP INStruc	ction			
DIT		on Reset Statu	S DIT oct occurred (eet by firmwa	re only)		
	0 = A Power-	on Reset occu	rred (must be	set in softwar	re after a Power-	on Reset occu	rs)
bit 0	BOR: Brown-	out Reset Statu	us bit				,
	1 = A Brown-	out Reset has	not occurred	(set by firmwa	are only)		
	0 = A Brown-	out Reset occu	irred (must be	e set in softwa	ire after a Brown	-out Reset occ	urs)
Note 1	It is recommended	d that the \overline{DOP}	hit ha aat afte	r o Dowor on	Posst has been	datastad so th	at aubaaquant
Note 1.	Power-on Resets	may be detect	ed.		Reset has been		al subsequent
2:	If the on-chip volta BOR" for more int	age regulator is formation.	s disabled, \overline{B}	OR remains 'o)' at all times. So	ee Section 5.4	.1 "Detecting
3:	Brown-out Reset i '1' by software imi	s said to have mediately after	occurred whe a Power-on I	n <mark>BOR</mark> is '0' a Reset).	nd POR is '1' (a	ssuming that \overline{P}	OR was set to

REGISTER 5-1: RCON: RESET CONTROL REGISTER

Register Applicable Devices Power-on Reset, Brown-out Reset, Brown-out Reset, Brown-out Reset, Devices WCLR Reset, Star Resets, Star Reset, Star Reset, Star Reset, Star Reset, PiciafeStar P	TADLE 3-2				ALL REGISTER	S (CONTINUED)	
LATG PIC18F6XJ6X	Register	A	pplicable Device	95	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset, RESET Instruction, St <u>ack</u> Resets, CM Reset	Wake-up via WDT or Interrupt
PIC18F6XJBX PIC18F8XJBX	LATG	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x	u	u
PIC18F6XJ6X		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x xxxx	u uuuu	u uuuu
LATF PIC18F6XJ6X PIC18F8XJ6X PIC18F6XJ6X		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PIC18F6X.6X PIC18F8X.6X	LATF	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxx-	uuuu uuu-	uuuu uuu-
LATE PIC18F6X.6X PIC18F8X.6X PIC18F6X.6X PIC18F8X.6X		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PIC18F6XJ6X PIC18F8XJ6X PIC18F8XJ6X PIC18F9XJ6X uuuu uuuu uuuu uuuu LATD PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X	LATE	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xx xxxx	uu uuuu	uu uuuu
LATD PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X uuu uuu PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X XXXX XXXX Uuuu uuuu uuuu uuuu LATC PIC18F6XJ6X PIC18F8XJ6X PIC18F8XJ6X XXXX XXXX uuuu uuuu uuuu uuuu LATB PIC18F6XJ6X PIC18F8XJ6X PIC18F8XJ6X O0xx xxxx uuuu uuuu uuuu uuuu LATA PIC18F6XJ6X PIC18F8XJ6X PIC18F8XJ6X PIC18F8XJ6X O0xx xxxx uuuu uuuu uuuu uuuu PORTJ PIC18F6XJ6X PIC18F8XJ6X PIC18F8XJ6X PIC18F8XJ6X		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PIC18F6XJ6X PIC18F8XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu uuuu uuuu LATC PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu uuuu uuuu LATA PIC18F6XJ6X PIC18F8XJ6X PIC18F8XJ6X Xxxx xxxx uuuu uuuu uuuu uuuu PIC18F6XJ6X PIC18F8XJ6X PIC18F8XJ6X Oxxx xxxx 00uu uuuu uuuu uuuu PORTJ PIC18F6XJ6X PIC18F8XJ6X PIC18F6XJ6X PIC18F6XJ6X Iuuuu uuuu uuuu uuuu PORTH PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X Iuuuu uuuu uuuu uuuu PORTH PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X PIC18F6XJ6X Iuuuu uuuu uuuu <t< td=""><td>LATD</td><td>PIC18F6XJ6X</td><td>PIC18F8XJ6X</td><td>PIC18F9XJ6X</td><td>xxx</td><td>uuu</td><td>uuu</td></t<>	LATD	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxx	uuu	uuu
LATC PIC18F6XJ6X PIC18F8XJ6X PIC18F8XJ6X <thp< td=""><td></td><td>PIC18F6XJ6X</td><td>PIC18F8XJ6X</td><td>PIC18F9XJ6X</td><td>xxxx xxxx</td><td>uuuu uuuu</td><td>uuuu uuuu</td></thp<>		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATB PIC18F6XJ6X PIC18F8XJ6X PIC18F6XJ6X PIC18F6XJ6X	LATC	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATA PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 00xx xxxx 00uu uuuu uuuu uuuu PORTJ PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xx uu	LATB	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTJ PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xx u uu PORTS PIC18F6X	LATA	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	00xx xxxx	00uu uuuu	սսսս սսսս
PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx xxxx xxxx uuuu uuuu <thu< td=""><td>PORTJ</td><td>PIC18F6XJ6X</td><td>PIC18F8XJ6X</td><td>PIC18F9XJ6X</td><td>xx</td><td>uu</td><td>uu</td></thu<>	PORTJ	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xx	uu	uu
PORTH PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu uuuu uuuu PORTG PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X x u uuuu		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	սսսս սսսս
PORTG PIC18F6XJ6X PIC18F9XJ6X PIC18F9XJ6X	PORTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	սսսս սսսս
PIC18F6XJ6X PIC18F8XJ6X PIC18F6XJ6X	PORTG	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x	u	u
PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X I11x xxxx I11u uuuu uuuu uuuu PORTF PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X x000 000- x000 000- uuuu uuuu PORTE PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X x000 000- x000 000- uuuu uuuu PORTE PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X uu uuuu uu uuuu uu uuuu PORTE PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx uuu uuu		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x xxxx	u uuuu	u uuuu
PORTF PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X x000 x000 x000 uuuu uuuu <th< td=""><td></td><td>PIC18F6XJ6X</td><td>PIC18F8XJ6X</td><td>PIC18F9XJ6X</td><td>111x xxxx</td><td>111u uuuu</td><td>uuuu uuuu</td></th<>		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	111x xxxx	111u uuuu	uuuu uuuu
PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X x000 000- x000 000- uuuu uuu PORTE PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X	PORTF	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x000 000-	x000 000-	uuuu uuu-
PORTE PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X PIC18F9XJ6X <th< td=""><td></td><td>PIC18F6XJ6X</td><td>PIC18F8XJ6X</td><td>PIC18F9XJ6X</td><td>x000 000-</td><td>x000 000-</td><td>uuuu uuu-</td></th<>		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x000 000-	x000 000-	uuuu uuu-
PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu <thu< td=""><td>PORTE</td><td>PIC18F6XJ6X</td><td>PIC18F8XJ6X</td><td>PIC18F9XJ6X</td><td>xx xxxx</td><td>uu uuuu</td><td>uu uuuu</td></thu<>	PORTE	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xx xxxx	uu uuuu	uu uuuu
PORTD PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu uuuu uuuu PORTC PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu uuuu uuuu PORTB PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu uuuu uuuu PORTB PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu uuuu uuuu PORTA PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0-0x 0000 0-0u 0000 uuuu uuuu SPBRGH1 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 0000 uuuu uuuu BAUDCON1 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuuu SPBRGH2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuuu BAUDCON2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuuu ERDPTH PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 000	PORTD	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxx	uuu	uuu
PORTCPIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6Xxxxx xxxxuuuu uuuuuuuu uuuuPORTBPIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6Xxxxx xxxxuuuu uuuuuuuu uuuuPORTAPIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X0-0x 00000-0u 0000u-uu uuuuSPBRGH1PIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X0-0x 00000000 0000uuuu uuuuBAUDCON1PIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X0100 0-000100 0-00uuuu uuuuSPBRGH2PIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X0000 00000000 0000uuuu uuuuBAUDCON2PIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X0100 0-000100 0-00uuuu uuuuBAUDCON2PIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X0100 0-000100 0-00uuuu uuuuBAUDCON2PIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X0100 0-000100 0-00uuuu uuuuBAUDCON2PIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X0100 0-000100 0-00uuuu uuuERDPTHPIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X1111 01011111 0101uuuu uuuuECCP1DELPIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X0000 00000000 0000uuuu uuuTMR4PIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X-000 0000-000 0000-uuu uuuPR4PIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6X-000 0000-000 0000-uuu uuuCCPR4HPIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6Xxxxx xxxxuuu		PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	սսսս սսսս
PORTB PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu uuuu uuuu PORTA PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0-0x 0000 0-0u 0000 u-uu uuuu SPBRGH1 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 0000 uuuu uuuu BAUDCON1 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuuu SPBRGH2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 0000 uuuu uuuu BAUDCON2 PIC18F6XJ6X PIC18F9XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuu BAUDCON2 PIC18F6XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuu BAUDCON2 PIC18F6XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuu BAUDCON2 PIC18F6XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuu ERDPTH PIC18F6XJ6X PIC18F9XJ6X PIC18F9XJ6X 0000 0000 00000 0000 uuuu uuuu	PORTC	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0-0x 0000 0-0u 0000 u-uu uuuu SPBRGH1 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 0000 uuuu uuuu BAUDCON1 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuuu SPBRGH2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 0000 uuuu uuuu BAUDCON2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuuu BAUDCON2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu uuuu ERDPTH PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 1111 0101 1111 0101 uuuu uuuu ECCP1DEL PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 0000 uuuu uuuu TMR4 PIC18F6XJ6X PIC18F9XJ6X PIC18F9XJ6X 1111 1111 1111 1111 1111 1111 T4CON PIC18F6XJ6X PIC18F9XJ6X PIC18F9XJ6X -0000 0	PORTB	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	սսսս սսսս
SPBRGH1 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 uuuu <	PORTA	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0-0x 0000	0-0u 0000	u-uu uuuu
BAUDCON1 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu u-uu SPBRGH2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 0000 uuuu u-uu BAUDCON2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu u-uu BAUDCON2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu u-uu ERDPTH PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 1111 0101 0 1010 u uuuu ERDPTL PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 1111 0101 1111 0101 uuuu uuuu ECCP1DEL PIC18F6XJ6X PIC18F9XJ6X PIC18F9XJ6X 0000 0000 0000 uuuu uuuu TMR4 PIC18F6XJ6X PIC18F9XJ6X PIC18F9XJ6X 1111 1111 1111 1111 1111 1111 1111 1111 1111	SPBRGH1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
SPBRGH2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 uuuu <	BAUDCON1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0100 0-00	0100 0-00	uuuu u-uu
BAUDCON2 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0100 0-00 0100 0-00 uuuu	SPBRGH2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
ERDPTH PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0 1010 u uuuu ERDPTL PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 1111 0101 1111 0101 uuuu	BAUDCON2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0100 0-00	0100 0-00	uuuu u-uu
ERDPTL PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 1111 0101 1111 0101 uuuu uuuu ECCP1DEL PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 uuuu uuuu TMR4 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 uuuu uuuu PR4 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 1111	ERDPTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 1010	0 1010	u uuuu
ECCP1DEL PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 uuuu uuuu TMR4 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 uuuu	ERDPTL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 0101	1111 0101	uuuu uuuu
TMR4 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 0000 0000 0000 uuuu uuuu PR4 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 1111<	ECCP1DEL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
PR4 PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X 11111 1111 1111	TMR4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
T4CON PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X -000 0000 -000 0000 -uuu uuuu CCPR4H PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuuu uuuu uuuu	PR4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	1111 1111
CCPR4HPIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6Xxxxx xxxxuuuu uuuuCCPR4LPIC18F6XJ6XPIC18F8XJ6XPIC18F9XJ6Xxxxx xxxxuuuu uuuu	T4CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0000	-000 0000	-uuu uuuu
CCPR4L PIC18F6XJ6X PIC18F8XJ6X PIC18F9XJ6X xxxx xxxx uuuu uuuu uuuu uuuu	CCPR4H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx xxxx	uuuu uuuu	uuuu uuuu
	CCPR4L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	uuuu uuuu

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend:u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for Reset value for specific condition.

Register	Applicable Devices			Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset, RESET Instruction, Stack Resets, CM Reset	Wake-up via WDT or Interrupt
MAIPGH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0000	-000 0000	-uuu uuuu
MAIPGL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0000	-000 0000	-uuu uuuu
MABBIPG	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0000	-000 0000	-uuu uuuu
MACON4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-00000	-00000	-uuuuu
MACON3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MACON1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
EPAUSH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0001 0000	0001 0000	000u uuuu
EPAUSL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
EFLOCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	000	000	uuu
MISTAT	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000	0000	uuuu
MAADR2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR6	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR5	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for Reset value for specific condition.

NOTES:

REGISTER 7-1: EECON1: EEPROM CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	U-0
—	—	—	FREE	WRERR	WREN	WR	—
bit 7							bit 0

Legend:	S = Settable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5	Unimplemented: Read as '0'
bit 4	FREE: Flash Row Erase Enable bit
	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write-only
bit 3	WRERR: Flash Program Error Flag bit
	 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation or an improper write attempt) 0 = The write operation completed
bit 2	WREN: Flash Program Write Enable bit
	 1 = Allows write cycles to Flash program memory 0 = Inhibits write cycles to Flash program memory
bit 1	WR: Write Control bit
	 1 = Initiates a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once the write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle complete
bit 0	Unimplemented: Read as '0'

NOTES:

ECCP Mode	CCP3CON Configuration	RD1 or RG0 ⁽¹⁾	RE4	RE3	RD2 or RG3 ⁽¹⁾	RH5 ⁽²⁾	RH4 ⁽²⁾			
64-Pin Devices; 80-Pin Devices, ECCPMX = 1;										
	100	-Fill Devices	, ECCFIVIA = 1		Sher mode.					
Compatible CCP	00xx 11xx	ECCP3	RE4	RE3	RD2/RG3	RH5/AN13	RH4/AN12			
Dual PWM	10xx 11xx	P3A	P3B	RE3	RD2/RG3	RH5/AN13	RH4/AN12			
Quad PWM	x1xx 11xx	P3A	P3B	P3C	P3D	RH5/AN13	RH4/AN12			
	80-Pin Devices, ECCPMX = 0; 100-Pin Devices, ECCPMX = 0, All Program Memory modes:									
Compatible CCP	00xx 11xx	ECCP3	RE6/AD14	RE5/AD13	RD2/RG3	RH5/AN13	RH4/AN12			
Dual PWM	10xx 11xx	P3A	RE6/AD14	RE5/AD13	RD2/RG3	P3B	RH4/AN12			
Quad PWM ⁽³⁾	x1xx 11xx	P3A	RE6/AD14	RE5/AD13	P3D	P3B	P3C			
100	-Pin Devices, E	CCPMX = 1, I	Extended Mic	rocontroller v	with 12-Bit Ac	Idress Width:				
Compatible CCP	00xx 11xx	ECCP3	RE4/AD12	RE3/AD11	RD2/RG3	RH5/AN13	RH4/AN12			
Dual PWM	10xx 11xx	P3A	P3B	RE3/AD11	RD2/RG3	RH5/AN13	RH4/AN12			
100-Pin Dev	vices, ECCPMX	= 1, Extende	d Microcontr	oller mode wi	th 16-Bit or 2	0-Bit Address	s Width:			
Compatible CCP	00xx 11xx	ECCP3	RE6/AD14	RE5/AD13	RD2/RG3	RH5/AN13	RH4/AN12			
Logond: Do	n't caro. Shadad	colle indicato r	nin assignment	s not used by		on modo				

TABLE 18-3: PIN CONFIGURATIONS FOR ECCP3

Don't care. Shaded cells indicate pin assignments not used by ECCP3 in a given mode. na: x

Note 1: ECCP3/P3A and CCP4/P3D are multiplexed with RD1 and RD2 in 64-pin devices, and RG0 and RG3 in 80-pin and 100-pin devices.

2: These pin options are not available in 64-pin devices.

3: With ECCP3 in Quad PWM mode, the CCP4 pin's output is overridden by P3D; otherwise, CCP4 is fully operational.

19.9 Direct Memory Access Controller

The Ethernet module incorporates a dual purpose DMA controller, which can be used to copy data between locations within the 8-Kbyte memory buffer. It can also be used to calculate a 16-bit checksum which is compatible with various industry standard communication protocols, including TCP, UDP, IP, ICMP, etc.

The DMA is controlled using three pointers and several status/control bits:

- EDMASTH:EDMASTL: Source Start Address
- EDMANDH:EDMANDL: Source End Address
- EDMADSTH:EDMADSTL: Destination Start Address
- DMAST and CSUMEN (ECON1<5,4>): DMA Start/Busy and Checksum Enable bits
- DMAIE and DMAIF (EIE<5> and EIR<5>): DMA Interrupt Enable and Flag bits

The Source and End Pointers define what data will be copied or checksumed. The Destination Pointer, used only when copying data, defines where copied data will be placed. All three pointers are with respect to the 8-Kbyte Ethernet memory and cannot be used to access memory in the PIC[®] microcontroller data memory space.

When a DMA operation begins, the EDMAST register pair is copied into an Internal Source Pointer. The DMA will execute on one byte at a time and then increment the Internal Source Pointer. However, if a byte is processed and the Internal Source Pointer is equal to the Receive Buffer End Pointer pair, ERXND, the Source Pointer will not be incremented. Instead, the Internal Source Pointer will be loaded with the Receive Buffer Start Pointer pair, ERXST. In this way, the DMA will follow the circular FIFO structure of the receive buffer and received packets can be processed using one operation. The DMA operation will end when the Internal Source Pointer matches the EDMAND Pointers.

While any DMA operation is in progress, the DMA Pointers and the CSUMEN bit (ECON1<4>) should not be modified. The DMA operation can be canceled at any time by clearing the DMAST bit (ECON1<5>). No registers will change; however, some memory bytes may already have been copied if a DMA copy was in progress.

Some operational requirements must always be kept in mind when using the DMA. Failure to observe these requirements may result in a loss of Ethernet buffer data, or even complete failure of Ethernet operation:

- If the EDMAND Pointers cannot be reached because of the receive buffer wrapping behavior, the DMA operation will never end.
- By design, the DMA module cannot be used to copy or calculate a checksum over only one byte (EDMAST = EDMAND). An attempt to do so may overwrite all memory in the buffer and never end.

- After termination of a DMA operation (DMAST is cleared by hardware or firmware), the application must not set DMAST again within 4 instruction cycles.
- To ensure reliable operation, avoid having the application access EDATA during a DMA copy operation. EDATA may be safely accessed during DMA checksum operations.

19.9.1 COPYING MEMORY

To copy memory within the buffer:

- Program the EDMAST, EDMAND and EDMADST register pairs with the appropriate start, end and destination addresses. The EDMAST registers should point to the first byte to copy from, the EDMAND registers should point to the last byte to copy and the EDMADST registers should point to the first byte in the destination range. The destination range will always be linear, never wrapping at any values except from 8191 to 0 (the 8-Kbyte memory boundary). Extreme care should be taken when calculating the End Pointer to prevent a never ending DMA operation which would overwrite the entire 8-Kbyte buffer.
- If desired, set the DMAIE (EIE<5>) and ETHIE (PIE2<5>) bits, and clear the DMAIF (EIR<5>) flag bit to enable an interrupt at the end of the copy process.
- 3. Clear the CSUMEN (ECON1<4>) bit.
- 4. Start the DMA copy by setting the DMAST (ECON1<5>) bit.

If a transmit operation is in progress (TXRTS bit is set) while the DMAST bit is set, the module will wait until the transmit operation is complete before attempting to do the DMA copy. This possible delay is required because the DMA and transmission engine are unable to access the buffer at the same time.

When the copy is complete, the DMA hardware will clear the DMAST bit, set the DMAIF bit and generate an interrupt (if enabled). The pointers and the EDMACS registers will not be modified.

After the DMA module has been initialized and has begun its copy, one instruction cycle (TCY) will be required for each byte copied. However, if the Ethernet receive hardware accumulates one byte of data, the DMA will stall that cycle, yielding to the higher priority operation. If a maximum size, 1518-byte packet was copied while no other memory bandwidth was being used, the DMA module would require slightly more than 145.7 μ s to complete at a core frequency of 41.667 MHz. The time required to copy a minimum size packet of 64 bytes would be approximately 6.2 μ s (at 41.667 MHz), plus register configuration time.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	69
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	71
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	71
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	71
PIR3	SSP2IF ⁽¹⁾	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	71
PIE3	SSP2IE ⁽¹⁾	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	71
IPR3	SSP2IP ⁽¹⁾	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	71
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	71
TRISD	TRISD7 ⁽¹⁾	TRISD6 ⁽¹⁾	TRISD5 ⁽¹⁾	TRISD4 ⁽¹⁾	TRISD3	TRISD2	TRISD1	TRISD0	71
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	71
SSP1BUF	MSSP1 Re	ceive Buffer	/Transmit R	egister					70
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	70
SSP1STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	70
SSP2BUF	MSSP2 Re	ceive Buffer	/Transmit R	egister					73
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	73
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	73

TABLE 20-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP module in SPI mode.

Note 1: These bits are only available in 100-pin devices; otherwise, they are unimplemented and read as '0'.

NOTES:

21.2.2 EUSARTx ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 21-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

The RXDTP bit (BAUDCON<5>) allows the RXx signal to be inverted (polarity reversed). Devices that buffer signals from RS-232 to TTL levels also perform an inversion of the signal (when RS-232 = positive, TTL = 0). Inverting the polarity of the RXx pin data by setting the RXDTP bit allows for the use of circuits that provide buffering without inverting the signal.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting bit, SPEN.
- 3. If the signal at the RXx pin is to be inverted, set the RXDTP bit.
- 4. If interrupts are desired, set enable bit, RCxIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. Enable the reception by setting bit, CREN.
- Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set.
- 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing enable bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

21.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If the signal at the RXx pin is to be inverted, set the RXDTP bit. If the signal from the TXx pin is to be inverted, set the TXCKP bit.
- 4. If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 5. Set the RX9 bit to enable 9-bit reception.
- 6. Set the ADDEN bit to enable address detect.
- 7. Enable reception by setting the CREN bit.
- 8. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 9. Read the RCSTAx register to determine if any error occurred during reception, as well as read Bit 9 of data (if applicable).
- 10. Read RCREGx to determine if the device is being addressed.
- 11. If any error occurred, clear the CREN bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	69
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	71
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	71
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	71
PIR3	SSP2IF	BCL2IF	RC2IF ⁽¹⁾	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	71
PIE3	SSP2IE	BCL2IE	RC2IE ⁽¹⁾	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	71
IPR3	SSP2IP	BCL2IP	RC2IP ⁽¹⁾	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	71
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	71
RCREGx	EUSARTx Receive Register								71
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	71
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	72
SPBRGHx	EUSARTx Baud Rate Generator Register High Byte								72
SPBRGx	EUSARTx Baud Rate Generator Register Low Byte								

TABLE 21-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as '0'.

25.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 25-4) is accomplished by creating a sample clock signal which is the INTRC output, divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor (CM) latch. The CM is set on the falling edge of the device clock source but cleared on the rising edge of the sample clock.



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 25-5). This causes the following:

- The FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>)
- The device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source this is the fail-safe condition)
- The WDT is reset

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing-sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 4.1.4 "Multiple Sleep Commands" and Section 25.4.1 "Special Considerations for Using Two-Speed Start-up" for more details.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

25.5.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTRC clock when a clock failure is detected. This may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed, and decreasing the likelihood of an erroneous time-out.

25.5.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 2H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTRC oscillator provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTRC oscillator. The OSCCON register will remain in its Reset state until a power-managed mode is entered.

ANDWF	AND W wi	th f		BC		Branch if	Carry	
Syntax:	ANDWF	ANDWF f {,d {,a}}			ax:	BC n		
$Operands: \qquad 0 \leq f \leq 255$		Oper	Operands:		$-128 \le n \le 127$			
	d ∈ [0,1] a ∈ [0,1]			Oper	ation:	if Carry bit is '1', (PC) + 2 + 2n \rightarrow PC		
Operation:	(W) .AND.	(W) .AND. (f) \rightarrow dest			is Affected:	None		
Status Affected	l: N, Z			Enco	Encoding:		0010 nn	nn nnnn
Encoding:	0001	0001 01da ffff ffff			ription.	If the Carry bit is '1' then the prog		
Description: The contents of W are ANDed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in grainter 'f' (default)				The 2's co added to t	n. pomplement num he PC. Since th	ber '2n' is e PC will have		
	If 'a' is '0', ' If 'a' is '1', ' GPR bank	the Access Ba the BSR is use (default).	nk is selected. ed to select the			instructior PC + 2 + 2 two-cycle	ed to fetch the l n, the new addre 2n. This instruct instruction.	next ess will be tion is then a
	lf 'a' is '0' a	and the extend	ed instruction	Word	ls:	1		
	set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and		Cycle	es:	1(2)			
			Q C If Ju	ycle Activity: Imp:				
	Bit-Oriente	ed Instruction	ns in Indexed		Q1	Q2	Q3	Q4
	Literal Off	set Mode" for	details.		Decode	Read literal	Process	Write to
Words:	1					ʻn'	Data	PC
Cycles:	1				N0 operation	NO	No	N0 operation
Q Cycle Activi	ity:			lf No	Jump:	operation	operation	operation
Q1	Q2	Q3	Q4	1	Q1	Q2	Q3	Q4
Decode	e Read	Process	Write to		Decode	Read literal	Process	No
	register f	Data	destination	J		'n'	Data	operation
Example:	ANDWF	REG, 0, 0)	Exan	nple:	HERE	BC 5	
Before Instruction $W = 17b$				Before Instruction				
REG	REG = C2h				PC = address (HERE))
After Instr	After Instruction				Alter Instruction	= 1		
W RFG	W = 02h $REG = C2h$				PC = address (HERE + 12)			+ 12)
	0=				If Carry PC	= 0 = a	; ddress (HERE	+ 2)

CPFSGT	Compare f with W, Skip if f > W							
Syntax:	CPFSGT	CPFSGT f {,a}						
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:	(f) – (W), skip if (f) > ((unsigned c	(f) - (W), skip if $(f) > (W)$ (unsigned comparison)						
Status Affected:	None	None						
Encoding:	0110	0110 010a ffff ffff						
Description:	Compares t location 'f' to performing	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction.						
	If the conten contents of instruction i executed in two-cycle in	nts of 'f' are gro WREG, then t s discarded ar stead, making istruction.	eater than the he fetched nd a NOP is this a					
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).							
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Words:	1							
Cycles:	1(2) Note: 3 c by	ycles if skip ar a 2-word instru	nd followed uction.					
Q Cycle Activity:	00	00	04					
Q1	Q2 Read	Q3 Process	Q4					
Decode	register 'f'	Data	operation					
If skip:	-							
Q1	Q2	Q3	Q4					
No	No	No	No					
If skip and follower	t by 2-word in	operation	operation					
Q1	Q2	Q3	Q4					
No	No	No	No					
operation	operation	operation	operation					
No	No	No	No					
operation	operation	operation	operation					
Example:	HERE NGREATER	CPFSGT RE :	G, 0					
Doforo Instruct	GREATER	·						
	= Ad	dress (HERE)					
W After Instructio	= ?							
If REG	> W·							
PC	= Ad	dress (GREAT	FER)					
IT REG PC	≤ W; = Ad	dress (NGREA	ATER)					

CPF	SLT	Compare f	Compare f with W, Skip if f < W						
Synta	ax:	CPFSLT f	CPFSLT f {,a}						
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$						
Operation:		(f) – (W), skip if (f) < ((unsigned c	(f) – (W), skip if (f) < (W) (unsigned comparison)						
Statu	is Affected:	None	None						
Enco	oding:	0110	0110 000a ffff						
Desc	cription:	Compares t location 'f' t performing	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction.						
		If the content contents of instruction i executed in two-cycle ir	If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.						
		lf 'a' is '0', ti If 'a' is '1', ti GPR bank (he Access Bar he BSR is use (default).	nk is selected. d to select the					
Word	ds:	1	1						
Cycle	es:	1(2) Note: 3 cy by a	/cles if skip an a 2-word instru	d followed Iction.					
QC	ycle Activity:	02	02	01					
	Decode	Read	Process	Q4 No					
Decoue		register 'f'	Data	operation					
lf sk	ip:								
	Q1	Q2	Q3	Q4					
	No operation	No operation	No operation	No operation					
lf sk	ip and followe	d by 2-word in:	struction:	oporation					
	Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
	No operation	No operation	No operation	No operation					
<u>Exan</u>	nple:	HERE (NLESS LESS	CPFSLT REG, :	1					
	Before Instruc	tion							
	PC W	= Ad = ?	dress (HERE)					
	After Instructio	on < W;							
	PC If RFG	= Ad > W·	dress (LESS)					
	PC	= Ad	dress (NLES	S)					

SUBLW		Subtract W from Literal							
Syntax:		SUBLW k							
Operands:			$0 \le k \le 255$						
Operation:			$k - (W) \rightarrow W$						
Affected:	I	N, OV, C, DC, Z							
ing:	Ī	0000		1000	kkk	ck	kkkk		
Description:		W is subtracted from the eight-bit literal 'k'. The result is placed in W.							
:		1							
s:		1							
cle Activity:									
Q1		Q2		Q3		Q4			
Decode	lif	Read		Proces	ss	V	/rite to		
				Dala			vv		
<u>ble 1:</u>	:	SUBLW	0	2h					
efore Instruc W C	tion = =	01h ?							
After Instruction									
W =		01h 1	• •	esult is r	ositiv	/e			
Z N	=	0	, -			-			
<u>ole 2:</u>	:	SUBLW	0	2h					
efore Instruc	tion								
W	=	02h							
fter Instructio	n –	ſ							
W	=	00h							
Z	=	1 1	; 1	esult is z	ero				
Ν	=	0							
Example 3:		SUBLW	0	2h					
Before Instruction W = C =									
After Instruction W = C = Z = N =		FFh 0 0 1	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	(2's comp result is r	oleme negati	ent) ve			
	W c: nds: tion: Affected: ing: ption: c: c: cle Activity: Q1 Decode Decode Decode Decode Decode C c fter Instruction W C c c tefore Instruction W C z N Decode S tefore Instruction W C c tefore Instruction W C c tefore Instruction W C z N Decode S tefore Instruction W C c tefore Instruction W C z N Decode S tefore Instruction W C z N Decode S tefore Instruction W C z N Decode S tefore Instruction W C z N Decode S tefore Instruction W C z N Decode S tefore Instruction W C z N Decode S tefore Instruction W C z N Decode S tefore Instruction W C z N Decode S tefore Instruction W C z N Decode N S tefore Instruction W C z N N Decode N S tefore Instruction W C z N N Decode N S tefore Instruction W C z N N Decode N S tefore Instruction W C z N N S tefore Instruction W C z N N	WSc:Sinds:Ction:IAffected:Iing:[ption:Nc:Scle Activity:IDecodeIitbefore InstructionWW=C=fifter InstructionWW=C=N=cle 2:Ssefore InstructionWW=C=N=cle 3:Ssefore InstructionWW=C=N=cle 3:Ssefore InstructionWW=C=N=cle 3:Ssefore InstructionWW=c=N	WSubtractc:SUBLWnds: $0 \le k \le 2$ tion: $k - (W)$ Affected:N, OV, Qing: 0000 ption:W is subliteral 'k'c:1c:2c:1c:1c:1c:1c:3c:1 <td>WSubtract Vc:SUBLW knds:$0 \le k \le 255$tion:$k - (W) \rightarrow$Affected:N, OV, C, Iing:0000ption:W is subtra literal 'k'. Tc:1c:</td> <td>WSubtract W from Lc:SUBLW knds:$0 \le k \le 255$tion:$k - (W) \rightarrow W$Affected:N, OV, C, DC, Zing:0000ption:W is subtracted from literal 'k'. The resultc:1c:<td< td=""><td>WSubtract W from Literac:SUBLWknds:$0 \le k \le 255$tion:$k - (W) \rightarrow W$Affected:N, OV, C, DC, Zing:$0000$$1000$kkHption:W is subtracted from the literal 'k'. The result is platec:1s:1cle Activity:Q1Q2Q1Q2Q3DecodeRead literal 'k'Process Datable 1:SUBLW02hvefore Instruction W=01h CW=01h CZ=0N=0ble 2:SUBLW02hvefore Instruction W=W=01h CC=?after Instruction W=W=00h CC=?after Instruction W=W=02h Cc=after Instruction W=W=0>ble 3:SUBLW02h C=c=03h C=c=0:w=0:veloce=0:internet:0:internet:0:0:0:0:0:0:<t< td=""><td>WSubtract W from Literalc:SUBLW knds:$0 \le k \le 255$tion:$k - (W) \rightarrow W$Affected:N, OV, C, DC, Zing:$0000$$1000$kkkkption:W is subtracted from the eightliteral 'k'. The result is placedc:1c:01hC:2filter InstructionW=W=w=oble 3:SUBLWoble 3:SUBLWoble 3:SUBLWoble 3:SUBLWoble 3:SUBLWc:=c:=c:=c:=fter InstructionW=W=c:0c:=oble 3:SUBLWoble 3:=c:=<</td></t<></td></td<></td>	WSubtract Vc:SUBLW knds: $0 \le k \le 255$ tion: $k - (W) \rightarrow$ Affected:N, OV, C, Iing: 0000 ption:W is subtra literal 'k'. Tc:1c:	WSubtract W from Lc:SUBLW knds: $0 \le k \le 255$ tion: $k - (W) \rightarrow W$ Affected:N, OV, C, DC, Zing: 0000 ption:W is subtracted from literal 'k'. The resultc:1c: <td< td=""><td>WSubtract W from Literac:SUBLWknds:$0 \le k \le 255$tion:$k - (W) \rightarrow W$Affected:N, OV, C, DC, Zing:$0000$$1000$kkHption:W is subtracted from the literal 'k'. The result is platec:1s:1cle Activity:Q1Q2Q1Q2Q3DecodeRead literal 'k'Process Datable 1:SUBLW02hvefore Instruction W=01h CW=01h CZ=0N=0ble 2:SUBLW02hvefore Instruction W=W=01h CC=?after Instruction W=W=00h CC=?after Instruction W=W=02h Cc=after Instruction W=W=0>ble 3:SUBLW02h C=c=03h C=c=0:w=0:veloce=0:internet:0:internet:0:0:0:0:0:0:<t< td=""><td>WSubtract W from Literalc:SUBLW knds:$0 \le k \le 255$tion:$k - (W) \rightarrow W$Affected:N, OV, C, DC, Zing:$0000$$1000$kkkkption:W is subtracted from the eightliteral 'k'. The result is placedc:1c:01hC:2filter InstructionW=W=w=oble 3:SUBLWoble 3:SUBLWoble 3:SUBLWoble 3:SUBLWoble 3:SUBLWc:=c:=c:=c:=fter InstructionW=W=c:0c:=oble 3:SUBLWoble 3:=c:=<</td></t<></td></td<>	WSubtract W from Literac:SUBLWknds: $0 \le k \le 255$ tion: $k - (W) \rightarrow W$ Affected:N, OV, C, DC, Zing: 0000 1000 kkHption:W is subtracted from the literal 'k'. The result is platec:1s:1cle Activity:Q1Q2Q1Q2Q3DecodeRead literal 'k'Process Datable 1:SUBLW02hvefore Instruction W=01h CW=01h CZ=0N=0ble 2:SUBLW02hvefore Instruction W=W=01h CC=?after Instruction W=W=00h CC=?after Instruction W=W=02h Cc=after Instruction W=W=0>ble 3:SUBLW02h C=c=03h C=c=0:w=0:veloce=0:internet:0:internet:0:0:0:0:0:0: <t< td=""><td>WSubtract W from Literalc:SUBLW knds:$0 \le k \le 255$tion:$k - (W) \rightarrow W$Affected:N, OV, C, DC, Zing:$0000$$1000$kkkkption:W is subtracted from the eightliteral 'k'. The result is placedc:1c:01hC:2filter InstructionW=W=w=oble 3:SUBLWoble 3:SUBLWoble 3:SUBLWoble 3:SUBLWoble 3:SUBLWc:=c:=c:=c:=fter InstructionW=W=c:0c:=oble 3:SUBLWoble 3:=c:=<</td></t<>	WSubtract W from Literalc:SUBLW knds: $0 \le k \le 255$ tion: $k - (W) \rightarrow W$ Affected:N, OV, C, DC, Zing: 0000 1000 kkkkption:W is subtracted from the eightliteral 'k'. The result is placedc:1c:01hC:2filter InstructionW=W=w=oble 3:SUBLWoble 3:SUBLWoble 3:SUBLWoble 3:SUBLWoble 3:SUBLWc:=c:=c:=c:=fter InstructionW=W=c:0c:=oble 3:SUBLWoble 3:=c:=<		

SUBWF	Subtract W from f						
Syntax:	SUBWF	f {,d {,a}}					
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	55					
Operation:	(f) – (W)	\rightarrow dest					
Status Affected:	N, OV, C	, DC, Z					
Encoding:	0101	11da fi	fff ffff				
Description:	Subtract complen result is is stored	W from register nent method). If stored in W. If 'd back in register	'f' (2's 'd' is '0', the ' is '1', the result 'f' (default).				
	If 'a' is '0 If 'a' is '1 GPR ba)', the Access Ba .', the BSR is us nk (default).	ank is selected. ed to select the				
	If 'a' is '0 set is en in Indexe mode wi Section Bit-Orie Literal ()' and the extend abled, this instru- ed Literal Offset nenever f ≤ 95 (5 26.2.3 "Byte-O nted Instruction Offset Mode" for	ded instruction action operates Addressing 5Fh). See riented and ns in Indexed r details.				
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read register	'f' Data	Write to destination				
Example 1:	SUBW	F REG, 1,	0				
Before Instruc	tion						
REG	= 3						
Č	= 2						
After Instruction	on						
REG	= 1						
VV	= 2						
VV C	= 2 = 1	; result is posi	tive				
W C Z N	= 2 = 1 = 0 = 0	; result is posi	tive				
VV C Z N <u>Example 2:</u>	= 2 = 1 = 0 = 0 SUBW	; result is posi	tive 0				
W C Z N <u>Example 2:</u> Before Instruc	= 2 = 1 = 0 = 0 SUBW	; result is posi	tive 0				
W C Z N <u>Example 2:</u> Before Instruc REG W	= 2 = 1 = 0 = 0 SUBWI	;result is posi	tive 0				
W C Z N <u>Example 2:</u> Before Instruc REG W C	= 2 = 1 = 0 = 0 SUBW :tion = 2 = 2 = ?	; result is posi	tive 0				
W C Z N Example 2: Before Instruct REG W C After Instruction	= 2 = 1 = 0 = 0 SUBW: :tion = 2 = 2 = ? on	;result is posi	tive 0				
W C Z N Example 2: Before Instruct REG W C After Instructio REG W	= 2 = 1 = 0 = 0 SUBW: SUBW: SUBW: = 2 = 2 = ? SUBW: = 2 = ? SUBW: = 2 = ? = ?	; result is posi	tive 0				
W C Z N Before Instruct REG W C After Instructio REG W C	$\begin{array}{c} = & 2 \\ = & 1 \\ = & 0 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 2 \\ =$; result is posi	tive 0				
W C Z N Before Instruc REG W C After Instructio REG W C N	$\begin{array}{c} = & 2 \\ = & 1 \\ = & 0 \\ = & 0 \\ \text{SUBW} \\ \text{stion} \\ = & 2 \\ = $; result is posi	tive 0				
W C Z N Before Instruct REG W C After Instructed REG W C Z N Example 3:		; result is posi F REG, 0, ; result is zero F REG, 1,	tive 0				
W C Z N Example 2: Before Instruct REG W C After Instruction REG W C Z N Example 3: Before Instruct	$ \begin{array}{rcrr} $; result is posi F REG, 0, ; result is zero F REG, 1,	tive 0 0				
W C Z N Example 2: Before Instruct W C After Instruction REG W C Z N Example 3: Before Instruct REG	$\begin{array}{rcrc} $; result is posi	tive 0 0				
W C Z N Before Instruct REG W C After Instructio REG W C Z N Example 3: Before Instruct REG W C	$\begin{array}{c} = & 2 \\ = & 1 \\ = & 0 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{subw:} \\ \text{stion} \\ = & 1 \\ = & 2 \\ = & ? \end{array}$; result is posi	tive 0				
W C Z N Before Instruct REG W C After Instructed REG W C Z N Example 3: Before Instruct KEG W C After Instructed	$\begin{array}{c} = & 2 \\ = & 1 \\ = & 0 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 1 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 1 \\ = & 2 \\ = & ? \\ \text{on} \end{array}$; result is posi F REG, 0, ; result is zero F REG, 1,	tive 0				
W C Z N Before Instruct REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction REG W C	$\begin{array}{c} = & 2 \\ = & 1 \\ = & 0 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 1 \\ = & 2 \\ = & 2 \\ \text{stion} \\ = & 1 \\ = & 2 \\ = & 2 \\ \text{stion} \\ = & 1 \\ = & 2 \\ \text{stion} \\ = & 1 \\ = & 2 \\ \text{stion} \\ = & 1 \\ = & 2 \\ \text{stion} \\ = & 1 \\ = & 2 \\ \text{stion} \\ = & 1 \\ = & 2 \\ \text{stion} \\ = & 1 \\ = & 2 \\ \text{stion} \\ = & 1 \\ = & 2 \\ \text{stion} \\ = & 2 \\ \text{stion} \\ = & 1 \\ = & 2 \\ \text{stion} $; result is posi F REG, 0, f ; result is zero F REG, 1, f	tive 0 0				
W C Z N Example 2: Before Instruct REG W C After Instruction REG W C Z N Example 3: Before Instruct REG W C After Instruction REG W C C After Instruction REG W C	$\begin{array}{c} = & 2 \\ = & 1 \\ = & 0 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 2 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 1 \\ = & 0 \\ \text{SUBW:} \\ \text{stion} \\ = & 1 \\ = & 2 \\ = & 0 \\ \text{stion} \\ = & 1 \\ = & 2 \\ = & 0 \\ \text{stion} \\ = & 1 \\ \text{stion} \\ = & 2 \\ \text{stion} \\ = & 0 \\ \text{stion} \\ = & 1 \\ \text{stion} \\ = & 1 \\ \text{stion} \\ = & 1 \\ \text{stion} \\ = & 2 \\ \text{stion} \\ = & 2 \\ \text{stion} \\ = & 2 \\ \text{stion} \\ = & 0 \\ \text{stion} \\ = & 2 \\ \text{stion} \\ = & 0 \\ \text{stion} \\ = & 1 \\ \text{stion} \\ = & 1 \\ \text{stion} \\ = & 2 \\ \text{stion} \\ = & 2 \\ \text{stion} \\ = & 0 \\ \text{stion} \\ = & 2 \\ \text{stion} \\ = & 0 \\ \text{stion} \\ = & 1 \\ \text{stion} \\ = & 2 \\ \text{stion}$; result is posi F REG, 0, ; result is zero F REG, 1, n ;(2's complem ; result is nega	tive 0 0 nent) ative				

28.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +100°C
Storage temperature	65°C to +150°C
Voltage on any digital only input pin or MCLR with respect to Vss (except VDD)	-0.3V to 6.0V
Voltage on any combined digital and analog pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on VDDCORE with respect to Vss	0.3V to 2.75V
Voltage on VDD with respect to Vss	-0.3V to 4.0V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iik (VI < 0 or VI > VDD) (Note 2)	±0 mA
Output clamp current, IOK (Vo < 0 or Vo > VDD) (Note 2)	±0 mA
Maximum output current sunk by any PORTB and PORTC I/O pins	25 mA
Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pins	8 mA
Maximum output current sunk by any PORTA, PORTF, PORTG and PORTH I/O pins (Note 3)	2 mA
Maximum output current sourced by any PORTB and PORTC I/O pins	25 mA
Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins	8 mA
Maximum output current sourced by any PORTA, PORTF, PORTG and PORTH I/O pins (Note 3	3) 2 mA
Maximum current sunk by all ports combined	200 mA
Maximum current sourced by all ports combined	200 mA

Note 1: Power dissipation is calculated as follows:

 $Pdis = VDD x \{IDD - \sum IOH\} + \sum \{(VDD - VOH) x IOH\} + \sum (VOL x IOL) + \sum (VTPOUT x ITPOUT)$

- 2: No clamping diodes are present.
- 3: Exceptions are RA<1> and RA<0>, which are capable of directly driving LEDs up to 25 mA.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

29.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

β

11°

12°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

13°