# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete  |
|----------------------------|---|
| Core Processor             | C166  |
| Core Size                  | 16-Bit  |
| Speed                      | 25MHz   |
| Connectivity               | EBI/EMI, SPI, UART/USART  |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 77  |
| Program Memory Size        | -   |
| Program Memory Type        | ROMIess   |
| EEPROM Size                | -   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | External  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | PG-TQFP-100   |
| Purchase URL               | https://www.e-xfl.com/product-detail/infineon-technologies/c165l25fhabfqma1 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2000-12

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2000. All Rights Reserved.

#### **Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



This document describes several derivatives of the C165 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

| Derivative <sup>1)</sup> | Max. Operating<br>Frequency | Operating<br>Voltage | Package  |
|--------------------------|-----------------------------|----------------------|----------|
| SAF-C165-LM              | 20 MHz                      | 4.5 to 5.5 V         | MQFP-100 |
| SAB-C165-LM              | 20 MHz                      | 4.5 to 5.5 V         | MQFP-100 |
| SAF-C165-L25M            | 25 MHz                      | 4.5 to 5.5 V         | MQFP-100 |
| SAB-C165-L25M            | 25 MHz                      | 4.5 to 5.5 V         | MQFP-100 |
| SAF-C165-LF              | 20 MHz                      | 4.5 to 5.5 V         | TQFP-100 |
| SAB-C165-LF              | 20 MHz                      | 4.5 to 5.5 V         | TQFP-100 |
| SAF-C165-L25F            | 25 MHz                      | 4.5 to 5.5 V         | TQFP-100 |
| SAB-C165-L25F            | 25 MHz                      | 4.5 to 5.5 V         | TQFP-100 |
| SAF-C165-LM3V            | 20 MHz                      | 3.0 to 3.6 V         | MQFP-100 |
| SAB-C165-LM3V            | 20 MHz                      | 3.0 to 3.6 V         | MQFP-100 |
| SAF-C165-LF3V            | 20 MHz                      | 3.0 to 3.6 V         | TQFP-100 |
| SAB-C165-LF3V            | 20 MHz                      | 3.0 to 3.6 V         | TQFP-100 |

Table 1C165 Derivative Synopsis

<sup>1)</sup> This Data Sheet is valid for devices starting with and including design step HA.

For simplicity all versions are referred to by the term C165 throughout this document.

## **Ordering Information**

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery.

For the available ordering codes for the C165 please refer to the "**Product Catalog Microcontrollers**", which summarizes all available microcontroller variants.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.



| Table 2 | Pin Definitions and Functions | (cont'd)  |  |
|---------|-------------------------------|-----------|--|
|         |                               | (00::: 0) |  |

| Symbol     | Pin Nr<br>TQFP | Pin Nr<br>MQFP | Input<br>Outp. | Function  |
|------------|----------------|----------------|----------------|---|
| RSTIN      | 79             | 81             | I/O            | Reset Input with Schmitt-Trigger characteristics. A<br>low level at this pin while the oscillator is running<br>resets the C165. An internal pullup resistor permits<br>power-on reset using only a capacitor connected to<br>$V_{SS}$ . A spike filter suppresses input pulses < 10 ns.<br>Input pulses >100 ns safely pass the filter. The<br>minimum duration for a safe recognition should be<br>100 ns + 2 CPU clock cycles.<br>In bidirectional reset mode (enabled by setting bit<br>BDRSTEN in register SYSCON) the RSTIN line is<br>internally pulled low for the duration of the internal<br>reset sequence upon any reset (HW, SW, WDT).<br>See note below this table. |
|            |                |                |                | Note: To let the reset configuration of PORT0 settle<br>a reset duration of ca. 1 ms is recommended.  |
| RST<br>OUT | 80             | 82             | 0              | Internal Reset Indication Output. This pin is set to a<br>low level when the part is executing either a<br>hardware-, a software- or a watchdog timer reset.<br>RSTOUT remains low until the EINIT (end of<br>initialization) instruction is executed.  |
| NMI        | 81             | 83             | 1              | Non-Maskable Interrupt Input. A high to low<br>transition at this pin causes the CPU to vector to the<br>NMI trap routine. When the PWRDN (power down)<br>instruction is executed, the NMI pin must be low in<br>order to force the C165 to go into power down mode.<br>If NMI is high, when PWRDN is executed, the part<br>will continue to run in normal mode.<br>If not used, pin NMI should be pulled high externally.  |



| Table 2 | Pin Definitions and Functions (cont'd) |
|---------|--|
|---------|--|

| Symbol          | Pin Nr<br>TQFP                 | Pin Nr<br>MQFP              | Input<br>Outp. | Function   |
|-----------------|--------------------------------|-----------------------------|----------------|--|
| V <sub>DD</sub> | 7, 28,<br>38,<br>49,<br>69, 78 | 9, 30,<br>40, 51,<br>71, 80 | _              | Digital Supply Voltage:<br>+ 5 V or + 3 V during normal operation and idle<br>mode.<br>≥ 2.5 V during power down mode. |
| V <sub>SS</sub> | 4, 27,<br>39,<br>50,<br>70, 77 | 6, 29,<br>41, 52,<br>72, 79 | _              | Digital Ground.  |

Note: The following behavioural differences must be observed when the bidirectional reset is active:

- Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset.
- The reset indication flags always indicate a long hardware reset.
- The PORT0 configuration is treated like on a hardware reset. Especially the bootstrap loader may be activated when POL.4 is low.
- Pin RSTIN may only be connected to external reset devices with an open drain output driver.
- A short hardware reset is extended to the duration of the internal reset sequence.





## **Memory Organization**

The memory space of the C165 is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable.

The C165 is prepared to incorporate on-chip program memory (not in the ROM-less derivatives, of course) for code or constant data. The internal ROM area can be mapped either to segment 0 or segment 1.

2 KBytes of on-chip Internal RAM (IRAM) are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes ( $2 \times 512$  bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller.





## External Bus Controller

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/ output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which control the access to different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 5 external  $\overline{\text{CS}}$  signals (4 windows plus default) can be generated in order to save external glue logic. The C165 offers the possibility to switch the  $\overline{\text{CS}}$  outputs to an unlatched mode. In this mode the internal filter logic is switched off and the  $\overline{\text{CS}}$  signals are directly generated from the address. The unlatched  $\overline{\text{CS}}$  mode is enabled by setting CSCFG (SYSCON.6).

Access to very slow memories or memories with varying access times is supported via a particular 'Ready' function.

A HOLD/HLDA protocol is available for bus arbitration and allows to share external resources with other bus masters. The bus arbitration is enabled by setting bit HLDEN in register PSW. After setting HLDEN once, pins P6.7 ... P6.5 (BREQ, HLDA, HOLD) are automatically controlled by the EBC. In Master Mode (default after reset) the HLDA pin is an output. By setting bit DP6.7 to '1' the Slave Mode is selected where pin HLDA is switched to input. This allows to directly connect the slave controller to another master controller without glue logic.

For applications which require less than 16 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte, or to 64 KByte. In this case Port 4 outputs four, two, or no address lines at all. It outputs all 8 address lines, if an address space of 16 MBytes is used.



|  | •               |                |                     |                      |                 |
|--|-----------------|----------------|---------------------|----------------------|-----------------|
| Source of Interrupt or PEC Service Request | Request<br>Flag | Enable<br>Flag | Interrupt<br>Vector | Vector<br>Location   | Trap<br>Number  |
| External Interrupt 0                       | CC8IR           | CC8IE          | CC8INT              | 00'0060 <sub>H</sub> | 18 <sub>H</sub> |
| External Interrupt 1                       | CC9IR           | CC9IE          | CC9INT              | 00'0064 <sub>H</sub> | 19 <sub>H</sub> |
| External Interrupt 2                       | CC10IR          | CC10IE         | CC10INT             | 00'0068 <sub>H</sub> | 1A <sub>H</sub> |
| External Interrupt 3                       | CC11IR          | CC11IE         | CC11INT             | 00'006C <sub>H</sub> | 1B <sub>H</sub> |
| External Interrupt 4                       | CC12IR          | CC12IE         | CC12INT             | 00'0070 <sub>H</sub> | 1C <sub>H</sub> |
| External Interrupt 5                       | CC13IR          | CC13IE         | CC13INT             | 00'0074 <sub>H</sub> | 1D <sub>H</sub> |
| External Interrupt 6                       | CC14IR          | CC14IE         | CC14INT             | 00'0078 <sub>H</sub> | 1E <sub>H</sub> |
| External Interrupt 7                       | CC15IR          | CC15IE         | CC15INT             | 00'007C <sub>H</sub> | 1F <sub>H</sub> |
| GPT1 Timer 2                               | T2IR            | T2IE           | T2INT               | 00'0088 <sub>H</sub> | 22 <sub>H</sub> |
| GPT1 Timer 3                               | T3IR            | T3IE           | T3INT               | 00'008C <sub>H</sub> | 23 <sub>H</sub> |
| GPT1 Timer 4                               | T4IR            | T4IE           | T4INT               | 00'0090 <sub>H</sub> | 24 <sub>H</sub> |
| GPT2 Timer 5                               | T5IR            | T5IE           | T5INT               | 00'0094 <sub>H</sub> | 25 <sub>H</sub> |
| GPT2 Timer 6                               | T6IR            | T6IE           | T6INT               | 00'0098 <sub>H</sub> | 26 <sub>H</sub> |
| GPT2 CAPREL Reg.                           | CRIR            | CRIE           | CRINT               | 00'009C <sub>H</sub> | 27 <sub>H</sub> |
| ASC0 Transmit                              | S0TIR           | SOTIE          | SOTINT              | 00'00A8 <sub>H</sub> | 2A <sub>H</sub> |
| ASC0 Transmit Buffer                       | S0TBIR          | SOTBIE         | SOTBINT             | 00'011C <sub>H</sub> | 47 <sub>H</sub> |
| ASC0 Receive                               | SORIR           | SORIE          | SORINT              | 00'00AC <sub>H</sub> | 2B <sub>H</sub> |
| ASC0 Error                                 | SOEIR           | SOEIE          | SOEINT              | 00'00B0 <sub>H</sub> | 2C <sub>H</sub> |
| SSC Transmit                               | SCTIR           | SCTIE          | SCTINT              | 00'00B4 <sub>H</sub> | 2D <sub>H</sub> |
| SSC Receive                                | SCRIR           | SCRIE          | SCRINT              | 00'00B8 <sub>H</sub> | 2E <sub>H</sub> |
| SSC Error                                  | SCEIR           | SCEIE          | SCEINT              | 00'00BC <sub>H</sub> | 2F <sub>H</sub> |
| Unassigned node                            | XP0IR           | XP0IE          | XP0INT              | 00'0100 <sub>H</sub> | 40 <sub>H</sub> |
| Unassigned node                            | XP1IR           | XP1IE          | XP1INT              | 00'0104 <sub>H</sub> | 41 <sub>H</sub> |
| Unassigned node                            | XP2IR           | XP2IE          | XP2INT              | 00'0108 <sub>H</sub> | 42 <sub>H</sub> |
| Unassigned node                            | XP3IR           | XP3IE          | XP3INT              | 00'010C <sub>H</sub> | 43 <sub>H</sub> |
| Unassigned node                            | CC29IR          | CC29IE         | CC29INT             | 00'0110 <sub>H</sub> | 44 <sub>H</sub> |
| Unassigned node                            | CC30IR          | CC30IE         | CC30INT             | 00'0114 <sub>H</sub> | 45 <sub>H</sub> |

## Table 3C165 Interrupt Nodes

Unassigned node

46<sub>H</sub>

00'0118<sub>H</sub>

CC31IE

CC31INT

CC31IR



C165

The C165 also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

**Table 4** shows all of the possible exceptions or error conditions that can arise during runtime:

| Exception Condition  | Trap<br>Flag                         | Trap<br>Vector                   | Vector<br>Location   | Trap<br>Number   | Trap<br>Priority           |  |
|--|--------------------------------------|----------------------------------|--|--|----------------------------|--|
| Reset Functions:<br>– Hardware Reset<br>– Software Reset<br>– W-dog Timer Overflow   | -                                    | RESET<br>RESET<br>RESET          | 00'0000 <sub>H</sub><br>00'0000 <sub>H</sub>   | 00 <sub>H</sub><br>00 <sub>H</sub><br>00 <sub>H</sub>                    | <br>   <br>                |  |
| Class A Hardware Traps:<br>– Non-Maskable Interrupt<br>– Stack Overflow<br>– Stack Underflow   | NMI<br>STKOF<br>STKUF                | NMITRAP<br>STOTRAP<br>STUTRAP    | 00'0008 <sub>H</sub><br>00'0010 <sub>H</sub><br>00'0018 <sub>H</sub>                         | 02 <sub>H</sub><br>04 <sub>H</sub><br>06 <sub>H</sub>                    | <br>  <br>                 |  |
| <ul> <li>Class B Hardware Traps:</li> <li>Undefined Opcode</li> <li>Protected Instruction<br/>Fault</li> <li>Illegal Word Operand<br/>Access</li> <li>Illegal Instruction</li> </ul> | UNDOPC<br>PRTFLT<br>ILLOPA<br>ILLINA | BTRAP<br>BTRAP<br>BTRAP<br>BTRAP | 00'0028 <sub>H</sub><br>00'0028 <sub>H</sub><br>00'0028 <sub>H</sub><br>00'0028 <sub>H</sub> | OA <sub>H</sub><br>OA <sub>H</sub><br>OA <sub>H</sub><br>OA <sub>H</sub> | <br> <br>                  |  |
| <ul> <li>Access</li> <li>Illegal External Bus</li> <li>Access</li> </ul>   | ILLBUS                               | BTRAP                            | 00'0028 <sub>H</sub>   | 0A <sub>H</sub>  | I                          |  |
| Reserved   | _                                    | _                                | [2C <sub>H</sub> –<br>3C <sub>H</sub> ]  | [0B <sub>H</sub> –<br>0F <sub>H</sub> ]                                  | -                          |  |
| Software Traps<br>– TRAP Instruction   | _                                    | _                                | Any<br>[00'0000 <sub>H</sub><br>00'01FC <sub>H</sub> ]<br>in steps<br>of 4 <sub>H</sub>      | Any<br>[00 <sub>H</sub> –<br>7F <sub>H</sub> ]                           | Current<br>CPU<br>Priority |  |

#### Table 4 Hardware Trap Summary



## Instruction Set Summary

Table 5 lists the instructions of the C165 in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the **"C166 Family Instruction Set Manual"**.

This document also provides a detailed description of each instruction.

| Mnemonic           | Description   | Bytes |
|--------------------|---|-------|
| ADD(B)             | Add word (byte) operands  | 2/4   |
| ADDC(B)            | Add word (byte) operands with Carry   | 2/4   |
| SUB(B)             | Subtract word (byte) operands   | 2/4   |
| SUBC(B)            | Subtract word (byte) operands with Carry  | 2/4   |
| MUL(U)             | (Un)Signed multiply direct GPR by direct GPR (16-16-bit)  | 2     |
| DIV(U)             | (Un)Signed divide register MDL by direct GPR (16-/16-bit)   | 2     |
| DIVL(U)            | (Un)Signed long divide reg. MD by direct GPR (32-/16-bit)   | 2     |
| CPL(B)             | Complement direct word (byte) GPR   | 2     |
| NEG(B)             | Negate direct word (byte) GPR   | 2     |
| AND(B)             | Bitwise AND, (word/byte operands)   | 2/4   |
| OR(B)              | Bitwise OR, (word/byte operands)  | 2/4   |
| XOR(B)             | Bitwise XOR, (word/byte operands)   | 2/4   |
| BCLR               | Clear direct bit  | 2     |
| BSET               | Set direct bit  | 2     |
| BMOV(N)            | Move (negated) direct bit to direct bit   | 4     |
| BAND, BOR,<br>BXOR | AND/OR/XOR direct bit with direct bit   | 4     |
| BCMP               | Compare direct bit to direct bit  | 4     |
| BFLDH/L            | Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data     | 4     |
| CMP(B)             | Compare word (byte) operands  | 2/4   |
| CMPD1/2            | Compare word data to GPR and decrement GPR by 1/2   | 2/4   |
| CMPI1/2            | Compare word data to GPR and increment GPR by 1/2   | 2/4   |
| PRIOR              | Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR | 2     |
| SHL / SHR          | Shift left/right direct word GPR  | 2     |
| ROL / ROR          | Rotate left/right direct word GPR   | 2     |
| ASHR               | Arithmetic (sign bit) shift right direct word GPR   | 2     |

## Table 5 Instruction Set Summary



## **Special Function Registers Overview**

The following table lists all SFRs which are implemented in the C165 in alphabetical order.

**Bit-addressable** SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-peripherals are marked with the letter "**X**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

| Name     |   | Physica<br>Address |   | 8-Bit<br>Addr.  | Description                         | Reset<br>Value    |
|----------|---|--------------------|---|-----------------|-------------------------------------|-------------------|
| ADDRSEL1 |   | FE18 <sub>H</sub>  |   | 0C <sub>H</sub> | Address Select Register 1           | 0000 <sub>H</sub> |
| ADDRSEL2 | 2 | FE1A <sub>H</sub>  |   | 0D <sub>H</sub> | Address Select Register 2           | 0000 <sub>H</sub> |
| ADDRSEL3 | ; | FE1C <sub>H</sub>  |   | 0E <sub>H</sub> | Address Select Register 3           | 0000 <sub>H</sub> |
| ADDRSEL4 | Ļ | FE1E <sub>H</sub>  |   | 0F <sub>H</sub> | Address Select Register 4           | 0000 <sub>H</sub> |
| BUSCON0  | b | FF0C <sub>H</sub>  |   | 86 <sub>H</sub> | Bus Configuration Register 0        | 0XX0 <sub>H</sub> |
| BUSCON1  | b | FF14 <sub>H</sub>  |   | 8A <sub>H</sub> | Bus Configuration Register 1        | 0000 <sub>H</sub> |
| BUSCON2  | b | FF16 <sub>H</sub>  |   | 8B <sub>H</sub> | Bus Configuration Register 2        | 0000 <sub>H</sub> |
| BUSCON3  | b | FF18 <sub>H</sub>  |   | 8C <sub>H</sub> | Bus Configuration Register 3        | 0000 <sub>H</sub> |
| BUSCON4  | b | FF1A <sub>H</sub>  |   | 8D <sub>H</sub> | Bus Configuration Register 4        | 0000 <sub>H</sub> |
| CAPREL   |   | FE4A <sub>H</sub>  |   | 25 <sub>H</sub> | GPT2 Capture/Reload Register        | 0000 <sub>H</sub> |
| CC10IC   | b | FF8C <sub>H</sub>  |   | C6 <sub>H</sub> | EX2IN Interrupt Control Register    | 0000 <sub>H</sub> |
| CC11IC   | b | FF8E <sub>H</sub>  |   | C7 <sub>H</sub> | EX3IN Interrupt Control Register    | 0000 <sub>H</sub> |
| CC12IC   | b | FF90 <sub>H</sub>  |   | C8 <sub>H</sub> | EX4IN Interrupt Control Register    | 0000 <sub>H</sub> |
| CC13IC   | b | FF92 <sub>H</sub>  |   | C9 <sub>H</sub> | EX5IN Interrupt Control Register    | 0000 <sub>H</sub> |
| CC14IC   | b | FF94 <sub>H</sub>  |   | CA <sub>H</sub> | EX6IN Interrupt Control Register    | 0000 <sub>H</sub> |
| CC15IC   | b | FF96 <sub>H</sub>  |   | CB <sub>H</sub> | EX7IN Interrupt Control Register    | 0000 <sub>H</sub> |
| CC29IC   | b | F184 <sub>H</sub>  | Ε | C2 <sub>H</sub> | Software Interrupt Control Register | 0000 <sub>H</sub> |
| CC30IC   | b | F18C <sub>H</sub>  | Ε | C6 <sub>H</sub> | Software Interrupt Control Register | 0000 <sub>H</sub> |
| CC31IC   | b | F194 <sub>H</sub>  | Ε | CA <sub>H</sub> | Software Interrupt Control Register | 0000 <sub>H</sub> |
| CC8IC    | b | FF88 <sub>H</sub>  |   | C4 <sub>H</sub> | EX0IN Interrupt Control Register    | 0000 <sub>H</sub> |
| CC9IC    | b | FF8A <sub>H</sub>  |   | C5 <sub>H</sub> | EX1IN Interrupt Control Register    | 0000 <sub>H</sub> |

#### Table 6C165 Registers, Ordered by Name



# DC Characteristics (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)<sup>1)</sup>

| Parameter   | Symbol                                |    | Limit Values |      | Unit | Test Condition                      |
|---|---------------------------------------|----|--------------|------|------|-------------------------------------|
|   |                                       |    | min.         | max. |      |                                     |
| PORT0 configuration current <sup>8)</sup>                 | <i>I</i> <sub>P0H</sub> <sup>5)</sup> |    | _            | - 5  | μA   | $V_{\rm IN} = V_{\rm IHmin}$        |
|   | I <sub>P0L</sub> <sup>6)</sup>        |    | - 100        | _    | μA   | $V_{\rm IN} = V_{\rm ILmax}$        |
| XTAL1 input current                                       | $I_{ L }$                             | CC | _            | ± 20 | μA   | $0 V < V_{IN} < V_{DD}$             |
| Pin capacitance <sup>9)</sup><br>(digital inputs/outputs) | C <sub>IO</sub>                       | CC | _            | 10   | pF   | f = 1 MHz<br>T <sub>A</sub> = 25 °C |

<sup>1)</sup> Keeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current  $I_{OV}$ .

<sup>2)</sup> Valid in bidirectional reset mode only.

<sup>3)</sup> This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.

- <sup>4)</sup> These parameters describe the  $\overline{\text{RSTIN}}$  pullup, which equals a resistance of ca. 50 to 250 k $\Omega$ .
- <sup>5)</sup> The maximum current may be drawn while the respective signal line remains inactive.
- <sup>6)</sup> The minimum current must be drawn in order to drive the respective signal line active.
- <sup>7)</sup> This specification is valid during Reset and during Hold-mode or Adapt-mode. During Hold-mode Port 6 pins are only affected, if they are used (configured) for CS output and the open drain function is not enabled. The READY-pullup is always active, except for Powerdown mode.
- <sup>8)</sup> This specification is valid during Reset and during Adapt-mode.
- <sup>9)</sup> Not 100% tested, guaranteed by design and characterization.



## **AC Characteristics**

# Multiplexed Bus (Reduced Supply Voltage Range)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20 MHz CPU clock without waitstates)

| Parameter   | Symbol                 |    | Max. CPU Clock<br>= 20 MHz   |                   | Variable (<br>1 / 2TCL = 1           | Unit                                 |    |
|---|------------------------|----|------------------------------|-------------------|--------------------------------------|--------------------------------------|----|
|   |                        |    | min.                         | max.              | min.                                 | max.                                 |    |
| ALE high time   | <i>t</i> <sub>5</sub>  | CC | $11 + t_A$                   | _                 | TCL - 14                             | _                                    | ns |
|   |                        |    |                              |                   | $+ t_A$                              |                                      |    |
| Address setup to ALE  | <i>t</i> <sub>6</sub>  | CC | $5 + t_A$                    | _                 | TCL - 20<br>+ <i>t</i> <sub>A</sub>  | -                                    | ns |
| Address hold after ALE  | <i>t</i> <sub>7</sub>  | CC | 15 + <i>t</i> <sub>A</sub>   | _                 | TCL - 10<br>+ <i>t</i> <sub>A</sub>  | _                                    | ns |
| ALE falling edge to $\overline{RD}$ , $\overline{WR}$ (with RW-delay) | <i>t</i> <sub>8</sub>  | CC | $15 + t_A$                   | _                 | TCL - 10<br>+ <i>t</i> <sub>A</sub>  | _                                    | ns |
| ALE falling edge to RD,<br>WR (no RW-delay)                           | t <sub>9</sub>         | CC | - 10 + <i>t</i> <sub>A</sub> | _                 | $-10 + t_{A}$                        | _                                    | ns |
| Address float after RD,<br>WR (with RW-delay)                         | <i>t</i> <sub>10</sub> | CC | _                            | 6                 | -                                    | 6                                    | ns |
| Address float after RD,<br>WR (no RW-delay)                           | <i>t</i> <sub>11</sub> | CC | _                            | 31                | _                                    | TCL + 6                              | ns |
| RD, WR low time<br>(with RW-delay)                                    | t <sub>12</sub>        | CC | $34 + t_{\rm C}$             | _                 | 2TCL - 16<br>+ <i>t</i> <sub>C</sub> | _                                    | ns |
| RD, WR low time<br>(no RW-delay)                                      | t <sub>13</sub>        | CC | 59 + t <sub>C</sub>          | _                 | 3TCL - 16<br>+ <i>t</i> <sub>C</sub> | _                                    | ns |
| RD to valid data in<br>(with RW-delay)                                | <i>t</i> <sub>14</sub> | SR | _                            | 22 + $t_{\rm C}$  | -                                    | 2TCL - 28<br>+ <i>t</i> <sub>C</sub> | ns |
| RD to valid data in<br>(no RW-delay)                                  | t <sub>15</sub>        | SR | _                            | $47 + t_{\rm C}$  | -                                    | 3TCL - 28<br>+ <i>t</i> <sub>C</sub> | ns |
| ALE low to valid data in  | t <sub>16</sub>        | SR | _                            | $45 + t_A + t_C$  | -                                    | 3TCL - 30<br>+ $t_{A}$ + $t_{C}$     | ns |
| Address to valid data in  | t <sub>17</sub>        | SR | _                            | $57 + 2t_A + t_C$ | -                                    | $4TCL - 43 + 2t_A + t_C$             | ns |
| Data hold after RD<br>rising edge                                     | t <sub>18</sub>        | SR | 0                            | -                 | 0                                    | -                                    | ns |



## Multiplexed Bus (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20 MHz CPU clock without waitstates)

| Parameter                        | Symbol                    | Max. CPU Clock<br>= 20 MHz |                  | Variable CPU Clock<br>1 / 2TCL = 1 to 20 MHz |                                      | Unit |
|----------------------------------|---------------------------|----------------------------|------------------|--|--------------------------------------|------|
|                                  |                           | min.                       | max.             | min.   | max.                                 |      |
| Data valid to WrCS               | <i>t</i> <sub>50</sub> CC | $28 + t_{\rm C}$           | _                | 2TCL - 22<br>+ <i>t</i> <sub>C</sub>         | -                                    | ns   |
| Data hold after RdCS             | <i>t</i> <sub>51</sub> SR | 0                          | -                | 0  | _                                    | ns   |
| Data float after RdCS            | <i>t</i> <sub>52</sub> SR | _                          | $30 + t_{\rm F}$ | -  | 2TCL - 20<br>+ <i>t</i> <sub>F</sub> | ns   |
| Address hold after<br>RdCS, WrCS | <i>t</i> <sub>54</sub> CC | $30 + t_{\rm F}$           | _                | 2TCL - 20<br>+ <i>t</i> <sub>F</sub>         | -                                    | ns   |
| Data hold after WrCS             | <i>t</i> <sub>56</sub> CC | $30 + t_{\rm F}$           | _                | 2TCL - 20<br>+ <i>t</i> <sub>F</sub>         | -                                    | ns   |

<sup>1)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).



## **AC Characteristics**

# Demultiplexed Bus (Standard Supply Voltage Range)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

| Parameter  | Symbol                 |    | Max. CPU Clock<br>= 25 MHz   |                             | Variable CPU Clock<br>1 / 2TCL = 1 to 25 MHz |  | Unit |
|--|------------------------|----|------------------------------|-----------------------------|--|--|------|
|  |                        |    | min.                         | max.                        | min.   | max.   |      |
| ALE high time  | <i>t</i> 5             | CC | $10 + t_{A}$                 | _                           | TCL - 10<br>+ <i>t</i> <sub>A</sub>          | _  | ns   |
| Address setup to ALE   | <i>t</i> <sub>6</sub>  | CC | $4 + t_A$                    | _                           | TCL - 16<br>+ <i>t</i> <sub>A</sub>          | _  | ns   |
| ALE falling edge to $\overline{RD}$ ,<br>WR (with RW-delay)    | t <sub>8</sub>         | CC | $10 + t_{A}$                 | _                           | TCL - 10<br>+ <i>t</i> <sub>A</sub>          | _  | ns   |
| ALE falling edge to $\overline{RD}$ ,<br>WR (no RW-delay)      | t <sub>9</sub>         | CC | - 10 + <i>t</i> <sub>A</sub> | -                           | - 10<br>+ <i>t</i> <sub>A</sub>              | _  | ns   |
| RD, WR low time<br>(with RW-delay)                             | t <sub>12</sub>        | CC | $30 + t_{\rm C}$             | _                           | 2TCL - 10<br>+ <i>t</i> <sub>C</sub>         | _  | ns   |
| RD, WR low time<br>(no RW-delay)                               | t <sub>13</sub>        | CC | $50 + t_{\rm C}$             | -                           | 3TCL - 10<br>+ <i>t</i> <sub>C</sub>         | _  | ns   |
| RD to valid data in<br>(with RW-delay)                         | t <sub>14</sub>        | SR | _                            | 20 + <i>t</i> <sub>C</sub>  | -  | 2TCL - 20<br>+ <i>t</i> <sub>C</sub>                         | ns   |
| RD to valid data in (no RW-delay)                              | t <sub>15</sub>        | SR | _                            | $40 + t_{\rm C}$            | -  | 3TCL - 20<br>+ <i>t</i> <sub>C</sub>                         | ns   |
| ALE low to valid data in                                       | t <sub>16</sub>        | SR | _                            | $40 + t_{A} + t_{C}$        | _  | 3TCL - 20<br>+ <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub> | ns   |
| Address to valid data in                                       | t <sub>17</sub>        | SR | _                            | $50 + 2t_A + t_C$           | _  | $4TCL - 30 + 2t_A + t_C$                                     | ns   |
| Data hold after RD rising edge                                 | t <sub>18</sub>        | SR | 0                            | -                           | 0  | _  | ns   |
| Data float after RD rising edge (with RW-delay <sup>1)</sup> ) | <i>t</i> <sub>20</sub> | SR | _                            | $26 + 2t_A + t_F^{(1)}$     | _  | 2TCL - 14<br>+ $22t_A$<br>+ $t_F^{(1)}$                      | ns   |
| Data float after RD rising edge (no RW-delay <sup>1)</sup> )   | t <sub>21</sub>        | SR | _                            | $10 + 2t_{A} + t_{F}^{(1)}$ | -  | TCL - 10<br>+ $22t_A$<br>+ $t_F^{(1)}$                       | ns   |



# Demultiplexed Bus (Standard Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

| Parameter  | Symb                     | ol | I Max. CPU Clock<br>= 25 MHz |                            | Variable CPU Clock<br>1 / 2TCL = 1 to 25 MHz |  | Unit |
|--|--------------------------|----|------------------------------|----------------------------|--|--|------|
|  |                          |    | min.                         | max.                       | min.   | max.   |      |
| Data float after RdCS (with RW-delay) <sup>1)</sup>  | <i>t</i> <sub>53</sub> S | R  | _                            | 20 + <i>t</i> <sub>F</sub> | _  | 2TCL - 20<br>+ $2t_A + t_F$<br>1)                    | ns   |
| Data float after RdCS<br>(no RW-delay) <sup>1)</sup> | <i>t</i> <sub>68</sub> S | R  | _                            | 0 + <i>t</i> <sub>F</sub>  | _  | TCL - 20<br>+ 2t <sub>A</sub> + t <sub>F</sub><br>1) | ns   |
| Address hold after<br>RdCS, WrCS                     | <i>t</i> <sub>55</sub> C | С  | - 6 + t <sub>F</sub>         | -                          | - 6 + <i>t</i> <sub>F</sub>                  | -  | ns   |
| Data hold after WrCS                                 | <i>t</i> <sub>57</sub> C | С  | $6 + t_{F}$                  | _                          | TCL - 14<br>+ <i>t</i> <sub>F</sub>          | _  | ns   |

<sup>1)</sup> RW-delay and  $t_A$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

2) Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address changes before the end of RD have no impact on read cycles.

<sup>3)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).



# Demultiplexed Bus (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)

| Parameter  | Syn             | nbol | Max. CPU Cloc<br>= 20 MHz    |                            | Variable CPU Clock<br>1 / 2TCL = 1 to 20 MHz |                                   | Unit |
|--|-----------------|------|------------------------------|----------------------------|--|-----------------------------------|------|
|  |                 |      | min.                         | max.                       | min.   | max.                              |      |
| Data float after RdCS (with RW-delay) <sup>1)</sup>  | t <sub>53</sub> | SR   | _                            | 30 + <i>t</i> <sub>F</sub> | -  | 2TCL - 20<br>+ $2t_A + t_F$<br>1) | ns   |
| Data float after RdCS<br>(no RW-delay) <sup>1)</sup> | t <sub>68</sub> | SR   | _                            | 5 + <i>t</i> <sub>F</sub>  | _  | TCL - 20<br>+ $2t_A + t_F$<br>1)  | ns   |
| Address hold after<br>RdCS, WrCS                     | t <sub>55</sub> | CC   | - 16 + <i>t</i> <sub>F</sub> | -                          | - 16 + <i>t</i> <sub>F</sub>                 | -                                 | ns   |
| Data hold after WrCS                                 | t <sub>57</sub> | CC   | 9 + <i>t</i> <sub>F</sub>    | -                          | TCL - 16<br>+ <i>t</i> <sub>F</sub>          | -                                 | ns   |

<sup>1)</sup> RW-delay and  $t_A$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

<sup>2)</sup> Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address changes before the end of RD have no impact on read cycles.

<sup>3)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).







#### Notes

- <sup>1)</sup> Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- <sup>2)</sup> The leading edge of the respective command depends on <u>RW-del</u>ay.
- <sup>3)</sup>  $\overline{\text{READY}}$  sampled HIGH at this sampling point generates a  $\overline{\text{READY}}$  controlled waitstate,
- READY sampled LOW at this sampling point terminates the currently running bus cycle.
- <sup>4)</sup>  $\overrightarrow{READY}$  may be deactivated in response to the trailing (rising) edge of the corresponding command ( $\overrightarrow{RD}$  or  $\overrightarrow{WR}$ ).
- <sup>5)</sup> If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill  $t_{37}$  in order to be safely synchronized. This is guaranteed, if READY is removed in response to the command (see Note 4)).
- <sup>6)</sup> Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.

For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.

<sup>7)</sup> The next external bus cycle may start here.

C165





Figure 22 External Bus Arbitration, Releasing the Bus

#### Notes

- The C165 will complete the currently running bus cycle before granting bus access.
- <sup>2)</sup> This is the first possibility for BREQ to get active. <sup>3)</sup> The  $\overline{CS}$  outputs will be resistive high (pullup) after  $t_{64}$ .



## **Package Outlines**



71





## Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm