



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | C166 |
| Core Size | 16-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, SPI, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 77 |
| Program Memory Size | - |
| Program Memory Type | ROMIess |
| EEPROM Size | - |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | P-MQFP-100 |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/c165l25mhafxqma1 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



| Symbol | Pin Nr TQFP | Pin Nr MQFP | Input Outp. | Function | | | | |
|------------|----------------|----------------|----------------|---|--|--|--|--|
| P4 | | | IO | Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 4 can be used to output the segment address lines: | | | | |
| P4.0 | 23 | 25 | 0 | A16 Least Significant Segment Address Line | | | | |
| P4.1 | 24 | 26 | 0 | A17 Segment Address Line | | | | |
| P4.2 | 25 | 27 | 0 | A18 Segment Address Line | | | | |
| P4.3 | 26 | 28 | 0 | A19 Segment Address Line | | | | |
| P4.4 | 29 | 31 | 0 | A20 Segment Address Line | | | | |
| P4.5 | 30 | 32 | 0 | A21 Segment Address Line | | | | |
| P4.6 | 31 | 33 | 0 | A22 Segment Address Line | | | | |
| P4.7 | 32 | 34 | 0 | A23 Most Significant Segment Address Line | | | | |
| RD | 33 | 35 | 0 | External Memory Read Strobe. \overline{RD} is activated for every external instruction or data read access. | | | | |
| WR/ WRL | 34 | 36 | 0 | External Memory Write Strobe. In $\overline{\text{WR}}$ -mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection | | | | |
| READY | 35 | 37 | 1 | Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle waitstates until the pin returns to a low level. An internal pullup device holds this pin high when nothing is driving it. | | | | |
| ALE | 36 | 38 | 0 | Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes. | | | | |
| EA | 37 | 39 | 1 | External Access Enable pin. A low level at this pin during and after Reset forces the C165 to begin instruction execution out of external memory. A high level forces execution out of the internal program memory. | | | | |

Table 2Pin Definitions and Functions (cont'd)



Table 2Pin Definitions and Functions (cont'd)

| Symbol | Pin Nr TQFP | Pin Nr MQFP | Input Outp. | Function | | | | | | |
|-------------------------|-----------------|-----------------|----------------|--|---|--|--|--|--|--|
| NC | 40 | 42 | _ | This pin is not connection to the | ected in the C1 e PCB is requir | 65. ed. | | | | |
| PORT0 P0L.0-7 | 41-48 | 43-50 | IO | PORT0 consists of t ports P0L and P0H. input or output via di | PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured | | | | | |
| P0H.0-7 | 51-58 | 53-60 | | Input of output via direction bits. For a pin conligured as input, the output driver is put into high-impedance state. In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.Demultiplexed bus modes: Data Path Width: POL.0 - POL.7: POH.0 - POH.7:16-bit D0 - D7 D0 - D7 D0 - D7POH.0 - POH.7: Data Path Width: Data Path Width: B-bit16-bit 16-bit | | | | | | |
| | | | 10 | POH.0 - POH.7: | A8 - A15 | AD8 – AD15 | | | | |
| PORT1 P1L.0-7 | 59-66 | 61-68 | 10 | PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured | | | | | | |
| P1H.0-7 | 67,68, 71-76 | 69-70, 73-78 | | as input, the output of state. PORT1 is use in demultiplexed bus from a demultiplexed mode. | driver is put into ed as the 16-bit s modes and als d bus mode to a | high-impedance address bus (A) to after switching multiplexed bus | | | | |



Interrupt System

With an interrupt response time within a range from just 5 to 12 CPU clocks (in case of internal program execution), the C165 is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the C165 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The C165 has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

Table 3 shows all of the possible C165 interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not used by associated peripherals, may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).



C165

The C165 also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Table 4 shows all of the possible exceptions or error conditions that can arise during runtime:

| Exception Condition | Trap Flag | Trap Vector | Vector Location | Trap Number | Trap Priority |
|--|--------------------------------------|----------------------------------|--|--|----------------------------|
| Reset Functions: – Hardware Reset – Software Reset – W-dog Timer Overflow | - | RESET RESET RESET | 00'0000 _H 00'0000 _H | 00 _H 00 _H 00 _H | |
| Class A Hardware Traps: – Non-Maskable Interrupt – Stack Overflow – Stack Underflow | NMI STKOF STKUF | NMITRAP STOTRAP STUTRAP | 00'0008 _H 00'0010 _H 00'0018 _H | 02 _H 04 _H 06 _H | |
| Class B Hardware Traps: Undefined Opcode Protected Instruction Fault Illegal Word Operand Access Illegal Instruction | UNDOPC PRTFLT ILLOPA ILLINA | BTRAP BTRAP BTRAP BTRAP | 00'0028 _H 00'0028 _H 00'0028 _H 00'0028 _H | 0A _H 0A _H 0A _H 0A _H | |
| Access Illegal External Bus Access | ILLBUS | BTRAP | 00'0028 _H | 0A _H | I |
| Reserved | _ | _ | [2C _H – 3C _H] | [0B _H – 0F _H] | - |
| Software Traps – TRAP Instruction | _ | _ | Any [00'0000 _H 00'01FC _H] in steps of 4 _H | Any [00 _H – 7F _H] | Current CPU Priority |

Table 4 Hardware Trap Summary





Figure 6 Block Diagram of GPT1

With its maximum resolution of 8 TCL, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock. The count direction (up/down) for each timer is programmable by software. Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5 and/or it may be output on pin T6OUT. The overflows/underflows of timer T6 can cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows the C165 to measure absolute time differences or to perform pulse multiplication without software overhead.



Watchdog Timer

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by 2/128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 20 μ s and 336 ms can be monitored (@ 25 MHz).

The default Watchdog Timer interval after reset is 5.24 ms (@ 25 MHz).

Parallel Ports

The C165 provides up to 77 I/O lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/17 ... A16 in systems where segmentation is enabled to access more than 64 KBytes of memory. Port 6 provides optional chip select signals.

Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE/WRH, and the system clock output CLKOUT.

Port 5 is used for timer control signals.



Instruction Set Summary

Table 5 lists the instructions of the C165 in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the **"C166 Family Instruction Set Manual"**.

This document also provides a detailed description of each instruction.

| Mnemonic | Description | Bytes |
|--------------------|---|-------|
| ADD(B) | Add word (byte) operands | 2/4 |
| ADDC(B) | Add word (byte) operands with Carry | 2/4 |
| SUB(B) | Subtract word (byte) operands | 2/4 |
| SUBC(B) | Subtract word (byte) operands with Carry | 2/4 |
| MUL(U) | (Un)Signed multiply direct GPR by direct GPR (16-16-bit) | 2 |
| DIV(U) | (Un)Signed divide register MDL by direct GPR (16-/16-bit) | 2 |
| DIVL(U) | (Un)Signed long divide reg. MD by direct GPR (32-/16-bit) | 2 |
| CPL(B) | Complement direct word (byte) GPR | 2 |
| NEG(B) | Negate direct word (byte) GPR | 2 |
| AND(B) | Bitwise AND, (word/byte operands) | 2/4 |
| OR(B) | Bitwise OR, (word/byte operands) | 2/4 |
| XOR(B) | Bitwise XOR, (word/byte operands) | 2/4 |
| BCLR | Clear direct bit | 2 |
| BSET | Set direct bit | 2 |
| BMOV(N) | Move (negated) direct bit to direct bit | 4 |
| BAND, BOR, BXOR | AND/OR/XOR direct bit with direct bit | 4 |
| BCMP | Compare direct bit to direct bit | 4 |
| BFLDH/L | Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data | 4 |
| CMP(B) | Compare word (byte) operands | 2/4 |
| CMPD1/2 | Compare word data to GPR and decrement GPR by 1/2 | 2/4 |
| CMPI1/2 | Compare word data to GPR and increment GPR by 1/2 | 2/4 |
| PRIOR | Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR | 2 |
| SHL / SHR | Shift left/right direct word GPR | 2 |
| ROL / ROR | Rotate left/right direct word GPR | 2 |
| ASHR | Arithmetic (sign bit) shift right direct word GPR | 2 |

Table 5Instruction Set Summary



| I able 6C165 Registers, Ordered by Name (cont'd) | | | | | | | | | |
|--|---|---------------------|---|-----------------|---|-------------------|--|--|--|
| Name XP1IC b | | Physical Address | | 8-Bit Addr. | Description | Reset Value | | | |
| | | F18E _H | Ε | C7 _H | Software Interrupt Control Register | 0000 _H | | | |
| XP2IC | b | F196 _H | Ε | CB _H | Software Interrupt Control Register | 0000 _H | | | |
| XP3IC | b | F19E _H | Ε | CF _H | Software Interrupt Control Register | 0000 _H | | | |
| ZEROS | b | FF1C _H | | 8E _H | Constant Value 0's Register (read only) | 0000 _H | | | |

11 - IN ,

¹⁾ The system configuration is selected during reset.

 $^{\mbox{2)}}$ The reset value depends on the indicated reset source.



Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the C165. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

| Parameter | Symbol | Limit | Values | Unit | Notes |
|------------------------------------|-------------------|-------------------|--------|------|---------------------------------------|
| | | min. | max. | | |
| Standard digital supply voltage | V _{DD} | 4.5 | 5.5 | V | Active mode, f_{CPUmax} = 25 MHz |
| (5 V versions) | | 2.5 ¹⁾ | 5.5 | V | PowerDown mode |
| Reduced digital supply voltage | V _{DD} | 3.0 | 3.6 | V | Active mode, f_{CPUmax} = 20 MHz |
| (3 V versions) | | 2.5 ¹⁾ | 3.6 | V | PowerDown mode |
| Digital ground voltage | V _{SS} | (| 0 | V | Reference voltage |
| Overload current | I _{OV} | _ | ± 5 | mA | Per pin ²⁾³⁾ |
| Absolute sum of overload currents | $\Sigma I_{OV} $ | - | 50 | mA | 3) |
| External Load Capacitance | CL | - | 100 | pF | - |
| Ambient temperature | T _A | 0 | 70 | °C | SAB-C165 |
| | | - 40 | 85 | °C | SAF-C165 |
| | | - 40 | 125 | °C | SAK-C165 |

Table 8Operating Condition Parameters

¹⁾ Output voltages and output currents will be reduced when V_{DD} leaves the range defined for active mode.

²⁾ Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e. V_{OV} > V_{DD} + 0.5 V or V_{OV} < V_{SS} - 0.5 V). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins such as XTAL1, RD, WR, etc.

³⁾ Not 100% tested, guaranteed by design and characterization.



DC Characteristics (Reduced Supply Voltage Range) (Operating Conditions apply)¹⁾

| Parameter | Symbol | | Limit | Values | Unit | Test Condition | |
|--|-------------------------------|---------|---------------------|--------------------------|------|--|--|
| | | | min. | max. | | | |
| Input low voltage (TTL, all except XTAL1) | V_{IL} | SR | - 0.5 | 0.8 | V | - | |
| Input low voltage XTAL1 | V_{IL2} | SR | - 0.5 | 0.3 V _{DD} | V | _ | |
| Input high voltage (TTL, all except RSTIN and XTAL1) | V_{IH} | SR | 1.8 | V _{DD} + 0.5 | V | - | |
| Input high voltage RSTIN (when operated as input) | V _{IH1} | SR | 0.6 V _{DD} | V _{DD} + 0.5 | V | _ | |
| Input high voltage XTAL1 | V _{IH2} | SR | 0.7 V _{DD} | V _{DD} + 0.5 | V | _ | |
| Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, RSTOUT, RSTIN ²⁾) | V _{OL} | CC | _ | 0.45 | V | I _{OL} = 1.6 mA | |
| Output low voltage (all other outputs) | V _{OL1} | CC | _ | 0.45 | V | <i>I</i> _{OL} = 1.0 mA | |
| Output high voltage ³⁾ (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, RSTOUT) | V _{OH} | CC | 0.9 V _{DD} | _ | V | I _{OH} = - 0.5 mA | |
| Output high voltage ³⁾ (all other outputs) | V _{OH1} | CC | 0.9 V _{DD} | - | V | I _{OH} = - 0.25 mA | |
| Input leakage current (Port 5) | I _{OZ1} | CC | _ | ± 200 | nA | $0 V < V_{IN} < V_{DD}$ | |
| Input leakage current (all other) | I _{OZ2} | CC | _ | ± 500 | nA | $0.45 \text{ V} < V_{\text{IN}} < V_{\text{DD}}$ | |
| RSTIN inactive current ⁴⁾ | IRST | 5) 1 | _ | - 10 | μΑ | $V_{\rm IN} = V_{\rm IH1}$ | |
| RSTIN active current ⁴⁾ | I _{RSTL} | 6) | - 100 | _ | μΑ | $V_{\rm IN} = V_{\rm IL}$ | |
| READY/RD/WR inact. current ⁷⁾ | I _{RWH} | 5) | _ | - 10 | μΑ | V_{OUT} = 2.4 V | |
| READY/RD/WR active current ⁷⁾ | I _{RWL} | 6) | - 500 | _ | μΑ | $V_{OUT} = V_{OLmax}$ | |
| ALE inactive current ⁷⁾ | IALEL | 5) | _ | 20 | μΑ | $V_{OUT} = V_{OLmax}$ | |
| ALE active current ⁷⁾ | IALEH | 6) 1 | 500 | _ | μΑ | V_{OUT} = 2.4 V | |
| Port 6 inactive current ⁷⁾ | I _{P6H} ⁵ | 5) | - | - 10 | μA | V_{OUT} = 2.4 V | |
| Port 6 active current ⁷⁾ | I _{P6L} ⁶ |) | - 500 | _ | μA | $V_{OUT} = V_{OL1max}$ | |



Power Consumption C165 (Standard Supply Voltage Range)

(Operating Conditions apply)

| Parameter | Symbol | Lim | it Values | Unit | Test Condition |
|---|-------------------|------|---------------------------------------|------|---|
| | | min. | max. | | |
| Power supply current (active) with all peripherals active | I _{DD5} | _ | 15 + 1.8 × <i>f</i> _{CPU} | mA | $\overline{\text{RSTIN}} = V_{\text{IL}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$ |
| Idle mode supply current with all peripherals active | I _{IDX5} | _ | 2 + 0.4 × f _{CPU} | mA | $\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$ |
| Power-down mode supply current | I _{PDO5} | _ | 50 | μA | $V_{\rm DD} = V_{\rm DDmax}^{2}$ |

¹⁾ The supply current is a function of the operating frequency. This dependency is illustrated in Figure 8. These parameters are tested at V_{DDmax} and maximum CPU clock with all outputs disconnected and all inputs at V_{IL} or V_{IH}.

²⁾ This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V_{DD} – 0.1 V to V_{DD} , all outputs (including pins configured as outputs) disconnected.

Power Consumption C165 (Reduced Supply Voltage Range)

(Operating Conditions apply)

| Parameter | Symbol | bol Limit Values | | Unit | Test Condition |
|---|-------------------|------------------|-------------------------------|------|---|
| | | min. | max. | | |
| Power supply current (active) with all peripherals active | I _{DD3} | - | 3 + 1.3 × f _{CPU} | mA | $\overline{\text{RSTIN}} = V_{\text{IL}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$ |
| Idle mode supply current with all peripherals active | I _{IDX3} | - | 1 + 0.4 × f _{CPU} | mA | $\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$ |
| Power-down mode supply current | I _{PDO3} | - | 30 | μA | $V_{\rm DD} = V_{\rm DDmax}^{2}$ |

¹⁾ The supply current is a function of the operating frequency. This dependency is illustrated in Figure 8. These parameters are tested at V_{DDmax} and maximum CPU clock with all outputs disconnected and all inputs at V_{IL} or V_{IH}.

²⁾ This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V_{DD} – 0.1 V to V_{DD} , all outputs (including pins configured as outputs) disconnected.



AC Characteristics

Table 10External Clock Drive XTAL1 (Standard Supply Voltage Range)
(Operating Conditions apply)

| Parameter | Symbol | | Direct Drive 1:1 | | P | Prescaler 2:1 | | |
|-------------------------|-----------------------|----|---------------------|------|------|------------------|----|--|
| | | | min. | max. | min. | max. | | |
| Oscillator period | t _{OSC} | SR | 40 | - | 20 | _ | ns | |
| High time ¹⁾ | t ₁ | SR | 20 ²⁾ | - | 6 | _ | ns | |
| Low time ¹⁾ | <i>t</i> ₂ | SR | 20 ²⁾ | - | 6 | _ | ns | |
| Rise time ¹⁾ | t ₃ | SR | _ | 10 | - | 6 | ns | |
| Fall time ¹⁾ | <i>t</i> ₄ | SR | _ | 10 | - | 6 | ns | |

¹⁾ The clock input signal must reach the defined levels V_{IL2} and V_{IH2} .

²⁾ The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency (f_{CPU}) in direct drive mode depends on the duty cycle of the clock input signal.

Table 11External Clock Drive XTAL1 (Reduced Supply Voltage Range)
(Operating Conditions apply)

| Parameter | Symbol | | Direct Drive 1:1 | | Pres | scaler 2:1 | Unit |
|-------------------------|-----------------------|----|---------------------|------|------|---------------|------|
| | | | min. | max. | min. | max. | |
| Oscillator period | t _{OSC} | SR | 50 | - | 25 | - | ns |
| High time ¹⁾ | <i>t</i> ₁ | SR | 25 ²⁾ | - | 8 | - | ns |
| Low time ¹⁾ | <i>t</i> ₂ | SR | 25 ²⁾ | - | 8 | - | ns |
| Rise time ¹⁾ | t ₃ | SR | _ | 10 | - | 6 | ns |
| Fall time ¹⁾ | <i>t</i> ₄ | SR | - | 10 | - | 6 | ns |

¹⁾ The clock input signal must reach the defined levels V_{IL2} and V_{IH2} .

²⁾ The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency (f_{CPU}) in direct drive mode depends on the duty cycle of the clock input signal.





Figure 10 External Clock Drive XTAL1

Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is limited to a range of 4 MHz to 40 MHz.

It is strongly recommended to measure the oscillation allowance (or margin) in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is guaranteed by design only (not 100% tested).



Multiplexed Bus (Standard Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL + $2t_A$ + t_C + t_F (120 ns at 25 MHz CPU clock without waitstates)

| Parameter | Symbol | | Max. CPU Clock = 25 MHz | | Variable CPU Clock 1 / 2TCL = 1 to 25 MHz | | Unit |
|--|------------------------|----|----------------------------|----------------------------|--|--|------|
| | | | min. | max. | min. | max. | |
| RD, WR low time (no RW-delay) | <i>t</i> ₁₃ | CC | $50 + t_{\rm C}$ | - | 3TCL - 10 + <i>t</i> _C | _ | ns |
| RD to valid data in (with RW-delay) | <i>t</i> ₁₄ | SR | _ | $20 + t_{\rm C}$ | _ | 2TCL - 20 + <i>t</i> _C | ns |
| RD to valid data in (no RW-delay) | t ₁₅ | SR | - | $40 + t_{\rm C}$ | - | 3TCL - 20 + <i>t</i> _C | ns |
| ALE low to valid data in | t ₁₆ | SR | _ | $40 + t_{A} + t_{C}$ | _ | 3TCL - 20 + <i>t</i> _A + <i>t</i> _C | ns |
| Address to valid data in | t ₁₇ | SR | - | $50 + 2t_A + t_C$ | _ | $4TCL - 30 + 2t_A + t_C$ | ns |
| Data hold after RD rising edge | t ₁₈ | SR | 0 | - | 0 | - | ns |
| Data float after RD | <i>t</i> ₁₉ | SR | _ | 26 + <i>t</i> _F | - | 2TCL - 14 + <i>t</i> _F | ns |
| Data valid to WR | t ₂₂ | CC | $20 + t_{\rm C}$ | - | 2TCL - 20 + <i>t</i> _C | - | ns |
| Data hold after \overline{WR} | <i>t</i> ₂₃ | CC | 26 + <i>t</i> _F | - | 2TCL - 14 + <i>t</i> _F | - | ns |
| $\frac{\text{ALE rising edge after }\overline{\text{RD}},}{\text{WR}}$ | t ₂₅ | CC | 26 + <i>t</i> _F | - | 2TCL - 14 + <i>t</i> _F | _ | ns |
| Address hold after RD, WR | t ₂₇ | CC | 26 + $t_{\rm F}$ | - | 2TCL - 14 + <i>t</i> _F | _ | ns |
| ALE falling edge to $\overline{CS}^{(1)}$ | t ₃₈ | CC | - 4 - t _A | 10 - <i>t</i> _A | - 4 - t _A | 10 - <i>t</i> _A | ns |
| CS low to Valid Data In ¹⁾ | t ₃₉ | SR | _ | $40 + t_{C} + 2t_{A}$ | _ | $3TCL - 20 + t_{C} + 2t_{A}$ | ns |
| $\overline{\text{CS}}$ hold after $\overline{\text{RD}}$, $\overline{\text{WR}}^{1)}$ | <i>t</i> ₄₀ | СС | 46 + <i>t</i> _F | _ | 3TCL - 14 + <i>t</i> _F | _ | ns |
| ALE fall. edge to RdCS, WrCS (with RW delay) | <i>t</i> ₄₂ | CC | $16 + t_A$ | _ | TCL - 4 + <i>t</i> _A | - | ns |
| ALE fall. edge to RdCS, WrCS (no RW delay) | <i>t</i> ₄₃ | CC | $-4 + t_{A}$ | - | - 4 + t _A | - | ns |



Multiplexed Bus (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL + $2t_A$ + t_C + t_F (150 ns at 20 MHz CPU clock without waitstates)

| Parameter | Symbol | | Max. CPU Clock = 20 MHz | | Variable CPU Clock 1 / 2TCL = 1 to 20 MHz | | Unit |
|---|------------------------|----|-----------------------------|----------------------------|--|--|------|
| | | | min. | max. | min. | max. | |
| Data float after RD | t ₁₉ | SR | - | 36 + <i>t</i> _F | - | 2TCL - 14 + <i>t</i> _F | ns |
| Data valid to \overline{WR} | t ₂₂ | CC | $24 + t_{\rm C}$ | _ | 2TCL - 26 + <i>t</i> _C | - | ns |
| Data hold after WR | t ₂₃ | CC | 36 + $t_{\rm F}$ | _ | 2TCL - 14 + <i>t</i> _F | - | ns |
| ALE rising edge after \overline{RD} , \overline{WR} | t ₂₅ | CC | 36 + $t_{\rm F}$ | _ | 2TCL - 14 + <i>t</i> _F | - | ns |
| Address hold after RD, WR | t ₂₇ | CC | 36 + $t_{\rm F}$ | _ | 2TCL - 14 + <i>t</i> _F | _ | ns |
| ALE falling edge to $\overline{CS}^{1)}$ | t ₃₈ | CC | - 8 - <i>t</i> _A | 10 - <i>t</i> _A | - 8 - <i>t</i> _A | 10 - <i>t</i> _A | ns |
| CS low to Valid Data In ¹⁾ | t ₃₉ | SR | - | $47 + t_{C} + 2t_{A}$ | - | 3TCL - 28 + <i>t</i> _C + 2 <i>t</i> _A | ns |
| $\overline{\text{CS}}$ hold after $\overline{\text{RD}}$, $\overline{\text{WR}}^{(1)}$ | <i>t</i> ₄₀ | CC | 57 + t _F | _ | 3TCL - 18 + <i>t</i> _F | - | ns |
| ALE fall. edge to RdCS, WrCS (with RW delay) | <i>t</i> ₄₂ | CC | 19 + t_{A} | _ | TCL - 6 + <i>t</i> _A | - | ns |
| ALE fall. edge to RdCS, WrCS (no RW delay) | <i>t</i> ₄₃ | CC | $-6 + t_{A}$ | _ | - 6 + <i>t</i> _A | _ | ns |
| Address float after RdCS, WrCS (with RW delay) | <i>t</i> ₄₄ | CC | _ | 0 | _ | 0 | ns |
| Address float after RdCS, WrCS (no RW delay) | t ₄₅ | CC | - | 25 | _ | TCL | ns |
| RdCS to Valid Data In (with RW delay) | t ₄₆ | SR | _ | $20 + t_{\rm C}$ | - | 2TCL - 30 + <i>t</i> _C | ns |
| RdCS to Valid Data In (no RW delay) | t ₄₇ | SR | - | 45 + t _C | - | 3TCL - 30 + <i>t</i> _C | ns |
| RdCS, WrCS Low Time (with RW delay) | <i>t</i> ₄₈ | CC | 38 + <i>t</i> _C | _ | 2TCL - 12 + <i>t</i> _C | _ | ns |
| RdCS, WrCS Low Time (no RW delay) | t ₄₉ | CC | $63 + t_{\rm C}$ | - | 3TCL - 12 + <i>t</i> _C | _ | ns |





Figure 18 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE





Figure 19 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE



AC Characteristics

CLKOUT and READY (Reduced Supply Voltage)

(Operating Conditions apply)

| Parameter | Symbol | | Max. CPU Clock = 20 MHz | | Variable CPU Clock 1 / 2TCL = 1 to 20 MHz | | Unit |
|--|-----------------|----|----------------------------|--|--|---|------|
| | | | min. | max. | min. | max. | |
| CLKOUT cycle time | t ₂₉ | CC | 50 | 50 | 2TCL | 2TCL | ns |
| CLKOUT high time | t ₃₀ | CC | 15 | _ | TCL - 10 | _ | ns |
| CLKOUT low time | t ₃₁ | CC | 13 | - | TCL - 12 | _ | ns |
| CLKOUT rise time | t ₃₂ | CC | _ | 12 | _ | 12 | ns |
| CLKOUT fall time | t ₃₃ | CC | _ | 8 | _ | 8 | ns |
| CLKOUT rising edge to ALE falling edge | t ₃₄ | CC | $0 + t_A$ | $8 + t_A$ | $0 + t_A$ | $8 + t_A$ | ns |
| Synchronous READY setup time to CLKOUT | t ₃₅ | SR | 18 | - | 18 | - | ns |
| Synchronous READY hold time after CLKOUT | t ₃₆ | SR | 4 | - | 4 | - | ns |
| Asynchronous READY low time | t ₃₇ | SR | 68 | _ | 2TCL + <i>t</i> ₅₈ | - | ns |
| Asynchronous READY setup time ¹⁾ | t ₅₈ | SR | 18 | _ | 18 | _ | ns |
| Asynchronous READY hold time ¹⁾ | t ₅₉ | SR | 4 | _ | 4 | _ | ns |
| Async. READY hold time after RD, WR high (Demultiplexed Bus) ²⁾ | t ₆₀ | SR | 0 | 0 + $2t_A$ + t_C + $t_F^{2)}$ | 0 | TCL - 25 + $2t_A + t_C$ + $t_F^{(2)}$ | ns |

¹⁾ These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

²⁾ Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY.

The $2t_A$ and t_C refer to the next following bus cycle, t_F refers to the current bus cycle.

The maximum limit for t_{60} must be fulfilled if the next following bus cycle is **READY** controlled.



Package Outlines



71





Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm