E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Ubsolete
Core Processor	C166
Core Size	16-Bit
Speed	20MHz
Connectivity	EBI/EMI, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	77
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	PG-TQFP-100
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c165lfhafxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

C165

Revision H	listory:	2000-12					
Previous Version:		1998-12 01.96 07.95 09.94	Update 0.5µ technology 3 Volt Addendum 25 MHz Addendum Data Sheet				
Page	Subjects (m	najor changes	since last revision)				
All	Converted to	o Infineon layou	ut				
2	ROM derivatives removed, 25-MHz derivatives and 3 V derivatives included						
<mark>6</mark> ff	Pin numbers for TQFP added						
14	Address win	dow arbitration	and master/slave mode introduced				
32	New standa	rd layout for se	ction "Absolute Maximum Ratings"				
33	Section "Op	erating Condition	ons" added				
34 f	Parameter "	RSTIN pullup" I	replaced by "RSTIN current"				
36 f	DC Characte	eristics for redu	ced supply voltage added				
<mark>38</mark> f	Separate sp	ecification for p	ower consumption with greatly improved	d values			
40 ff	Description of clock generation improved						
45, 55, 65	Timing adap	ted to 25 MHz					
48, 58, 66	Timing for re	educed supply v	voltage added				

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com





This document describes several derivatives of the C165 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

Derivative ¹⁾	Max. Operating Frequency	Operating Voltage	Package
SAF-C165-LM	20 MHz	4.5 to 5.5 V	MQFP-100
SAB-C165-LM	20 MHz	4.5 to 5.5 V	MQFP-100
SAF-C165-L25M	25 MHz	4.5 to 5.5 V	MQFP-100
SAB-C165-L25M	25 MHz	4.5 to 5.5 V	MQFP-100
SAF-C165-LF	20 MHz	4.5 to 5.5 V	TQFP-100
SAB-C165-LF	20 MHz	4.5 to 5.5 V	TQFP-100
SAF-C165-L25F	25 MHz	4.5 to 5.5 V	TQFP-100
SAB-C165-L25F	25 MHz	4.5 to 5.5 V	TQFP-100
SAF-C165-LM3V	20 MHz	3.0 to 3.6 V	MQFP-100
SAB-C165-LM3V	20 MHz	3.0 to 3.6 V	MQFP-100
SAF-C165-LF3V	20 MHz	3.0 to 3.6 V	TQFP-100
SAB-C165-LF3V	20 MHz	3.0 to 3.6 V	TQFP-100

Table 1C165 Derivative Synopsis

¹⁾ This Data Sheet is valid for devices starting with and including design step HA.

For simplicity all versions are referred to by the term C165 throughout this document.

Ordering Information

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery.

For the available ordering codes for the C165 please refer to the "**Product Catalog Microcontrollers**", which summarizes all available microcontroller variants.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.



Symbol	Pin Nr TQFP	Pin Nr MQFP	Input Outp.	Function	
XTAL1	5	7	1	XTAL1:	Input to the oscillator amplifier and input to the internal clock generator
XTAL2	6	8	0	XTAL2: To clock the XTAL1, wh Minimum a specified in observed.	Output of the oscillator amplifier circuit. e device from an external source, drive ile leaving XTAL2 unconnected. nd maximum high/low and rise/fall times the AC Characteristics must be
Ρ3			IO	Port 3 is a programma For a pin co into high-im configured Port 3 pins	15-bit bidirectional I/O port. It is bit-wise able for input or output via direction bits. onfigured as input, the output driver is put apedance state. Port 3 outputs can be as push/pull or open drain drivers. The serve for following alternate functions:
P3.0	8	10			-
P3.1	9	11	0	T6OUT	GPT2 Timer T6 Toggle Latch Output
P3.2	10	12	1	CAPIN	GPT2 Register CAPREL Capture Input
P3.3	11	13	0	T3OUT	GPT1 Timer T3 Toggle Latch Output
P3.4	12	14	1	T3EUD	GPT1 Timer T3 Ext. Up/Down Ctrl Input
P3.5	13	15	1	T4IN	GPT1 Timer T4 Count/Gate/Reload/Capture Input
P3.6	14	16	1	T3IN	GPT1 Timer T3 Count/Gate Input
P3.7	15	17	1	T2IN	GPT1 Timer T2
					Count/Gate/Reload/Capture Input
P3.8	16	18	I/O	MRST	SSC Master-Receive/Slave-Transmit
P3.9	17	19	I/O	MTSR	SSC Master-Transmit/Slave-Receive
P3.10	18	20	0	TxD0	ASC0 Clock/Data Output (Asyn./Sync.)
P3.11	19	21	I/O	RxD0	ASC0 Data Inp. (Asvn.) or In/Out (Svnc)
P3.12	20	22	0	BHE	Ext. Memory High Byte Enable Signal
			Ō	WRH	Ext. Memory High Byte Write Strobe
P3.13	21	23	1/0	SCLK	SSC Master Cl. Output / Slave Cl. Input
P3.15	22	24	0	CLKOUT	System Clock Output (= CPU Clock)

Table 2Pin Definitions and Functions



Functional Description

The architecture of the C165 combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. In addition the on-chip memory blocks allow the design of compact systems with maximum performance.

The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C165.

Note: All time specifications refer to a CPU clock of 25 MHz (see definition in the AC Characteristics section).



Figure 4 Block Diagram

The program memory, the internal RAM (IRAM) and the set of generic peripherals are connected to the CPU via separate buses. A fourth bus, the XBUS, connects external resources as well as additional on-chip resources, the X-Peripherals (see Figure 4).





Memory Organization

The memory space of the C165 is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable.

The C165 is prepared to incorporate on-chip program memory (not in the ROM-less derivatives, of course) for code or constant data. The internal ROM area can be mapped either to segment 0 or segment 1.

2 KBytes of on-chip Internal RAM (IRAM) are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2×512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller.



Central Processing Unit (CPU)

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C165's instructions can be executed in just one machine cycle which requires 80 ns at 25 MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a 16×16 bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', allows reducing the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.



Figure 5

CPU Block Diagram



General Purpose Timer (GPT) Unit

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 16 TCL.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.



The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3's inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.







Watchdog Timer

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by 2/128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 20 μ s and 336 ms can be monitored (@ 25 MHz).

The default Watchdog Timer interval after reset is 5.24 ms (@ 25 MHz).

Parallel Ports

The C165 provides up to 77 I/O lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/17 ... A16 in systems where segmentation is enabled to access more than 64 KBytes of memory. Port 6 provides optional chip select signals.

Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE/WRH, and the system clock output CLKOUT.

Port 5 is used for timer control signals.



Special Function Registers Overview

The following table lists all SFRs which are implemented in the C165 in alphabetical order.

Bit-addressable SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-peripherals are marked with the letter "**X**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Name		Physica Address		8-Bit Addr.	Description	Reset Value
ADDRSEL1		FE18 _H		0C _H	Address Select Register 1	0000 _H
ADDRSEL2	2	FE1A _H		0D _H	Address Select Register 2	0000 _H
ADDRSEL3	;	FE1C _H		0E _H	Address Select Register 3	0000 _H
ADDRSEL4	Ļ	FE1E _H		0F _H	Address Select Register 4	0000 _H
BUSCON0	b	FF0C _H		86 _H	Bus Configuration Register 0	0XX0 _H
BUSCON1	b	FF14 _H		8A _H	Bus Configuration Register 1	0000 _H
BUSCON2	b	FF16 _H		8B _H	Bus Configuration Register 2	0000 _H
BUSCON3	b	FF18 _H		8C _H	Bus Configuration Register 3	0000 _H
BUSCON4	b	FF1A _H		8D _H	Bus Configuration Register 4	0000 _H
CAPREL		FE4A _H		25 _H	GPT2 Capture/Reload Register	0000 _H
CC10IC	b	FF8C _H		C6 _H	EX2IN Interrupt Control Register	0000 _H
CC11IC	b	FF8E _H		C7 _H	EX3IN Interrupt Control Register	0000 _H
CC12IC	b	FF90 _H		C8 _H	EX4IN Interrupt Control Register	0000 _H
CC13IC	b	FF92 _H		C9 _H	EX5IN Interrupt Control Register	0000 _H
CC14IC	b	FF94 _H		CA _H	EX6IN Interrupt Control Register	0000 _H
CC15IC	b	FF96 _H		CB _H	EX7IN Interrupt Control Register	0000 _H
CC29IC	b	F184 _H	Ε	C2 _H	Software Interrupt Control Register	0000 _H
CC30IC	b	F18C _H	Ε	C6 _H	Software Interrupt Control Register	0000 _H
CC31IC	b	F194 _H	Ε	CA _H	Software Interrupt Control Register	0000 _H
CC8IC	b	FF88 _H		C4 _H	EX0IN Interrupt Control Register	0000 _H
CC9IC	b	FF8A _H		C5 _H	EX1IN Interrupt Control Register	0000 _H

Table 6C165 Registers, Ordered by Name



DC Characteristics (Reduced Supply Voltage Range) (Operating Conditions apply)¹⁾

Parameter	Symbol		Limit	Values	Unit	Test Condition
			min.	max.		
Input low voltage (TTL, all except XTAL1)	V_{IL}	SR	- 0.5	0.8	V	-
Input low voltage XTAL1	V_{IL2}	SR	- 0.5	0.3 V _{DD}	V	_
Input high voltage (TTL, all except RSTIN and XTAL1)	V_{IH}	SR	1.8	V _{DD} + 0.5	V	-
Input high voltage RSTIN (when operated as input)	V _{IH1}	SR	0.6 V _{DD}	V _{DD} + 0.5	V	_
Input high voltage XTAL1	V _{IH2}	SR	0.7 V _{DD}	V _{DD} + 0.5	V	_
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, RSTOUT, RSTIN ²⁾)	V _{OL}	CC	_	0.45	V	I _{OL} = 1.6 mA
Output low voltage (all other outputs)	V _{OL1}	CC	_	0.45	V	<i>I</i> _{OL} = 1.0 mA
Output high voltage ³⁾ (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, RSTOUT)	V _{OH}	CC	0.9 V _{DD}	_	V	I _{OH} = - 0.5 mA
Output high voltage ³⁾ (all other outputs)	V _{OH1}	CC	0.9 V _{DD}	-	V	I _{OH} = - 0.25 mA
Input leakage current (Port 5)	I _{OZ1}	CC	_	± 200	nA	$0 V < V_{IN} < V_{DD}$
Input leakage current (all other)	I _{OZ2}	CC	_	± 500	nA	$0.45 \text{ V} < V_{\text{IN}} < V_{\text{DD}}$
RSTIN inactive current ⁴⁾	IRST	5) 1	_	- 10	μΑ	$V_{\rm IN} = V_{\rm IH1}$
RSTIN active current ⁴⁾	I _{RSTL}	6)	- 100	_	μΑ	$V_{\rm IN} = V_{\rm IL}$
READY/RD/WR inact. current ⁷⁾	I _{RWH}	5)	_	- 10	μΑ	V_{OUT} = 2.4 V
READY/RD/WR active current ⁷⁾	I _{RWL}	6)	- 500	_	μΑ	$V_{OUT} = V_{OLmax}$
ALE inactive current ⁷⁾	IALEL	5)	_	20	μΑ	$V_{OUT} = V_{OLmax}$
ALE active current ⁷⁾	IALEH	6) 1	500	_	μΑ	V_{OUT} = 2.4 V
Port 6 inactive current ⁷⁾	I _{P6H} ⁵	5)	-	- 10	μA	V_{OUT} = 2.4 V
Port 6 active current ⁷⁾	I _{P6L} ⁶)	- 500	_	μA	$V_{OUT} = V_{OL1max}$



DC Characteristics (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)¹⁾

Parameter	Symb	ool	Limit Values		Unit	Test Condition
			min.	max.		
PORT0 configuration current ⁸⁾	I _{P0H} 5))	_	- 5	μA	$V_{\rm IN} = V_{\rm IHmin}$
	I _{P0L} ⁶⁾		- 100	_	μA	$V_{\rm IN} = V_{\rm ILmax}$
XTAL1 input current	I_{IL}	CC	_	± 20	μA	$0 V < V_{IN} < V_{DD}$
Pin capacitance ⁹⁾ (digital inputs/outputs)	C _{IO}	CC	_	10	pF	f = 1 MHz T _A = 25 °C

¹⁾ Keeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current I_{OV} .

²⁾ Valid in bidirectional reset mode only.

³⁾ This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.

- ⁴⁾ These parameters describe the $\overline{\text{RSTIN}}$ pullup, which equals a resistance of ca. 50 to 250 k Ω .
- ⁵⁾ The maximum current may be drawn while the respective signal line remains inactive.
- ⁶⁾ The minimum current must be drawn in order to drive the respective signal line active.
- ⁷⁾ This specification is valid during Reset and during Hold-mode or Adapt-mode. During Hold-mode Port 6 pins are only affected, if they are used (configured) for CS output and the open drain function is not enabled. The READY-pullup is always active, except for Powerdown mode.
- ⁸⁾ This specification is valid during Reset and during Adapt-mode.
- ⁹⁾ Not 100% tested, guaranteed by design and characterization.



Power Consumption C165 (Standard Supply Voltage Range)

(Operating Conditions apply)

Parameter	Symbol	Lim	it Values	Unit	Test Condition
		min.	max.		
Power supply current (active) with all peripherals active	I _{DD5}	_	15 + 1.8 × <i>f</i> _{CPU}	mA	$\frac{\text{RSTIN} = V_{\text{IL}}}{f_{\text{CPU}} \text{ in [MHz]}^{1)}}$
Idle mode supply current with all peripherals active	I _{IDX5}	_	2 + 0.4 × f _{CPU}	mA	$\frac{\text{RSTIN} = V_{\text{IH1}}}{f_{\text{CPU}} \text{ in [MHz]}^{1)}}$
Power-down mode supply current	I _{PDO5}	_	50	μA	$V_{\rm DD} = V_{\rm DDmax}^{2}$

¹⁾ The supply current is a function of the operating frequency. This dependency is illustrated in Figure 8. These parameters are tested at V_{DDmax} and maximum CPU clock with all outputs disconnected and all inputs at V_{IL} or V_{IH}.

²⁾ This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V_{DD} – 0.1 V to V_{DD} , all outputs (including pins configured as outputs) disconnected.

Power Consumption C165 (Reduced Supply Voltage Range)

(Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Power supply current (active) with all peripherals active	I _{DD3}	-	3 + 1.3 × f _{CPU}	mA	$\overline{\text{RSTIN}} = V_{\text{IL}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$
Idle mode supply current with all peripherals active	I _{IDX3}	-	1 + 0.4 × f _{CPU}	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$
Power-down mode supply current	I _{PDO3}	-	30	μA	$V_{\rm DD} = V_{\rm DDmax}^{2}$

¹⁾ The supply current is a function of the operating frequency. This dependency is illustrated in Figure 8. These parameters are tested at V_{DDmax} and maximum CPU clock with all outputs disconnected and all inputs at V_{IL} or V_{IH}.

²⁾ This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at V_{DD} – 0.1 V to V_{DD} , all outputs (including pins configured as outputs) disconnected.



AC Characteristics Definition of Internal Timing

The internal operation of the C165 is controlled by the internal CPU clock f_{CPU} . Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see Figure 9).



Figure 9 Generation Mechanisms for the CPU Clock

The CPU clock signal f_{CPU} can be generated from the oscillator clock signal f_{OSC} via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the used mechanism to generate f_{CPU} . This influence must be regarded when calculating the timings for the C165.

The used mechanism to generate the basic CPU clock is selected by bitfield CLKCFG in register RP0H.7-5. Upon a long hardware reset register RP0H is loaded with the logic levels present on the upper half of PORT0 (P0H), i.e. bitfield CLKCFG represents the logic levels on pins P0.15-13 (P0H.7-5).

 Table 9 associates the combinations of these three bits with the respective clock generation mode.



Multiplexed Bus (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL + $2t_A$ + t_C + t_F (150 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CP = 20	PU Clock MHz	Variable (1 / 2TCL = '	Unit	
			min.	max.	min.	max.	
Data float after RD	t ₁₉	SR	-	36 + <i>t</i> _F	-	2TCL - 14 + <i>t</i> _F	ns
Data valid to \overline{WR}	t ₂₂	CC	$24 + t_{\rm C}$	_	2TCL - 26 + <i>t</i> _C	-	ns
Data hold after WR	<i>t</i> ₂₃	CC	36 + $t_{\rm F}$	_	2TCL - 14 + <i>t</i> _F	-	ns
ALE rising edge after \overline{RD} , \overline{WR}	t ₂₅	CC	36 + $t_{\rm F}$	_	2TCL - 14 + <i>t</i> _F	-	ns
Address hold after RD, WR	t ₂₇	CC	36 + $t_{\rm F}$	_	2TCL - 14 + <i>t</i> _F	-	ns
ALE falling edge to $\overline{CS}^{1)}$	t ₃₈	CC	- 8 - <i>t</i> _A	10 - <i>t</i> _A	- 8 - <i>t</i> _A	10 - <i>t</i> _A	ns
CS low to Valid Data In ¹⁾	t ₃₉	SR	-	$47 + t_{C} + 2t_{A}$	-	3TCL - 28 + <i>t</i> _C + 2 <i>t</i> _A	ns
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$, $\overline{\text{WR}}^{(1)}$	<i>t</i> ₄₀	CC	57 + t _F	_	3TCL - 18 + <i>t</i> _F	-	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	<i>t</i> ₄₂	CC	19 + t_{A}	_	TCL - 6 + <i>t</i> _A	-	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	<i>t</i> ₄₃	CC	$-6 + t_{A}$	_	- 6 + <i>t</i> _A	_	ns
Address float after RdCS, WrCS (with RW delay)	<i>t</i> ₄₄	CC	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	<i>t</i> ₄₅	CC	-	25	-	TCL	ns
RdCS to Valid Data In (with RW delay)	<i>t</i> ₄₆	SR	_	$20 + t_{\rm C}$	-	2TCL - 30 + <i>t</i> _C	ns
RdCS to Valid Data In (no RW delay)	<i>t</i> ₄₇	SR	-	45 + t _C	-	3TCL - 30 + <i>t</i> _C	ns
RdCS, WrCS Low Time (with RW delay)	t ₄₈	CC	38 + <i>t</i> _C	_	2TCL - 12 + <i>t</i> _C	_	ns
RdCS, WrCS Low Time (no RW delay)	t ₄₉	CC	$63 + t_{\rm C}$	-	3TCL - 12 + <i>t</i> _C	_	ns



AC Characteristics

Demultiplexed Bus (Reduced Supply Voltage Range)

(Operating Conditions apply)

ALE cycle time = 4 TCL + $2t_A$ + t_C + t_F (100 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CI = 20	PU Clock) MHz	Variable (1 / 2TCL =	Unit	
			min.	max.	min.	max.	
ALE high time	<i>t</i> ₅	CC	$11 + t_A$	_	TCL - 14 + <i>t</i> _A	_	ns
Address setup to ALE	<i>t</i> ₆	CC	$5 + t_{A}$	_	TCL - 20 + <i>t</i> _A	_	ns
ALE falling edge to \overline{RD} , WR (with RW-delay)	<i>t</i> ₈	CC	15 + <i>t</i> _A	_	TCL - 10 + <i>t</i> _A	_	ns
ALE falling edge to \overline{RD} , WR (no RW-delay)	t ₉	CC	- 10 + <i>t</i> _A	_	- 10 + <i>t</i> _A	_	ns
RD, WR low time (with RW-delay)	t ₁₂	CC	$34 + t_{\rm C}$	_	2TCL - 16 + <i>t</i> _C	_	ns
RD, WR low time (no RW-delay)	t ₁₃	CC	59 + t _C	-	3TCL - 16 + <i>t</i> _C	-	ns
RD to valid data in (with RW-delay)	t ₁₄	SR	_	22 + <i>t</i> _C	-	2TCL - 28 + <i>t</i> _C	ns
RD to valid data in (no RW-delay)	t ₁₅	SR	_	$47 + t_{\rm C}$	-	3TCL - 28 + <i>t</i> _C	ns
ALE low to valid data in	t ₁₆	SR	_	$45 + t_{A} + t_{C}$	-	3TCL - 30 + <i>t</i> _A + <i>t</i> _C	ns
Address to valid data in	t ₁₇	SR	_	57 + $2t_{A} + t_{C}$	_	$4TCL - 43 + 2t_A + t_C$	ns
Data hold after RD rising edge	t ₁₈	SR	0	-	0	-	ns
Data float after RD rising edge (with RW-delay ¹⁾)	<i>t</i> ₂₀	SR	_	$36 + 2t_A + t_F^{(1)}$	_	2TCL - 14 + $22t_A$ + $t_F^{(1)}$	ns
Data float after RD rising edge (no RW-delay ¹⁾)	t ₂₁	SR	_	$15 + 2t_A + t_F^{(1)}$	-	TCL - 10 + $22t_A$ + $t_F^{(1)}$	ns



Demultiplexed Bus (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL + $2t_A$ + t_C + t_F (100 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol		Max. Cl = 20	PU Clock) MHz	Variable (1 / 2TCL =	Unit	
			min.	max.	min.	max.	
Data valid to \overline{WR}	t ₂₂	CC	$24 + t_{C}$	-	2TCL - 26	_	ns
					+ t _C		
Data hold after \overline{WR}	t ₂₄	CC	15 + <i>t</i> _F	-	TCL - 10 + <i>t</i> _F	_	ns
ALE rising edge after RD, WR	t ₂₆	CC	- 12 + <i>t</i> _F	_	- 12 + <i>t</i> _F	-	ns
Address hold after $\overline{WR}^{2)}$	t ₂₈	CC	$0 + t_{F}$	-	$0 + t_{F}$	_	ns
ALE falling edge to $\overline{CS}^{3)}$	t ₃₈	CC	- 8 - <i>t</i> _A	10 - <i>t</i> _A	- 8 - <i>t</i> _A	10 - <i>t</i> _A	ns
CS low to Valid Data In ³⁾	t ₃₉	SR	_	$47 + t_{C} + 2t_{A}$	_	3TCL - 28 + <i>t</i> _C + 2 <i>t</i> _A	ns
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$, $\overline{\text{WR}}^{3)}$	<i>t</i> ₄₁	CC	9 + <i>t</i> _F	_	TCL - 16 + <i>t</i> _F	_	ns
ALE falling edge to RdCS, WrCS (with RW- delay)	t ₄₂	CC	19 + <i>t</i> _A	-	TCL - 6 + <i>t</i> _A	-	ns
ALE falling edge to RdCS, WrCS (no RW- delay)	t ₄₃	CC	$-6 + t_{A}$	-	- 6 + <i>t</i> _A	-	ns
RdCS to Valid Data In (with RW-delay)	t ₄₆	SR	_	$20 + t_{\rm C}$	_	2TCL - 30 + <i>t</i> _C	ns
RdCS to Valid Data In (no RW-delay)	t ₄₇	SR	_	45 + t _C	_	3TCL - 30 + <i>t</i> _C	ns
RdCS, WrCS Low Time (with RW-delay)	t ₄₈	CC	$38 + t_{\rm C}$	-	2TCL - 12 + <i>t</i> _C	-	ns
RdCS, WrCS Low Time (no RW-delay)	t ₄₉	CC	$63 + t_{\rm C}$	-	3TCL - 12 + <i>t</i> _C	-	ns
Data valid to WrCS	t ₅₀	CC	$28 + t_{\rm C}$	_	2TCL - 22 + <i>t</i> _C	_	ns
Data hold after RdCS	<i>t</i> ₅₁	SR	0	-	0	-	ns



Demultiplexed Bus (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL + $2t_A$ + t_C + t_F (100 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 20 MHz		Variable CPU Clock 1 / 2TCL = 1 to 20 MHz		Unit	
			min.	max.	min.	max.	
Data float after RdCS (with RW-delay) ¹⁾	t ₅₃	SR	_	30 + <i>t</i> _F	-	2TCL - 20 + $2t_A + t_F$ 1)	ns
Data float after RdCS (no RW-delay) ¹⁾	t ₆₈	SR	_	5 + <i>t</i> _F	_	TCL - 20 + $2t_A + t_F$ 1)	ns
Address hold after RdCS, WrCS	t ₅₅	CC	- 16 + <i>t</i> _F	-	- 16 + <i>t</i> _F	-	ns
Data hold after WrCS	t ₅₇	CC	9 + <i>t</i> _F	-	TCL - 16 + <i>t</i> _F	-	ns

¹⁾ RW-delay and t_A refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

²⁾ Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address changes before the end of RD have no impact on read cycles.

³⁾ These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).







Notes

- ¹⁾ Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- ²⁾ The leading edge of the respective command depends on <u>RW-del</u>ay.
- ³⁾ $\overline{\text{READY}}$ sampled HIGH at this sampling point generates a $\overline{\text{READY}}$ controlled waitstate,
- READY sampled LOW at this sampling point terminates the currently running bus cycle.
- ⁴⁾ \overrightarrow{READY} may be deactivated in response to the trailing (rising) edge of the corresponding command (\overrightarrow{RD} or \overrightarrow{WR}).
- ⁵⁾ If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill t_{37} in order to be safely synchronized. This is guaranteed, if READY is removed in response to the command (see Note 4)).
- ⁶⁾ Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.

For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.

⁷⁾ The next external bus cycle may start here.

C165





Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm