



#### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Obsolete
Core Processor	C166
Core Size	16-Bit
Speed	20MHz
Connectivity	EBI/EMI, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	77
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	P-MQFP-100
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/sab-c165-lm-3v-ha

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# C165

# 16-Bit Single-Chip Microcontroller

## Microcontrollers



Never stop thinking.



## Pin Configuration TQFP Package

(top view)



Figure 2



## Pin Configuration MQFP Package

(top view)



### Figure 3



Symbol	Pin Nr TQFP	Pin Nr MQFP	Input Outp.	Function	
XTAL1	5	7	1	XTAL1:	Input to the oscillator amplifier and input to the internal clock generator
XTAL2	6	8	0	XTAL2: To clock the XTAL1, wh Minimum a specified in observed.	Output of the oscillator amplifier circuit. e device from an external source, drive ile leaving XTAL2 unconnected. nd maximum high/low and rise/fall times the AC Characteristics must be
Ρ3			IO	Port 3 is a programma For a pin co into high-im configured Port 3 pins	15-bit bidirectional I/O port. It is bit-wise able for input or output via direction bits. onfigured as input, the output driver is put apedance state. Port 3 outputs can be as push/pull or open drain drivers. The serve for following alternate functions:
P3.0	8	10			-
P3.1	9	11	0	T6OUT	GPT2 Timer T6 Toggle Latch Output
P3.2	10	12	1	CAPIN	GPT2 Register CAPREL Capture Input
P3.3	11	13	0	T3OUT	GPT1 Timer T3 Toggle Latch Output
P3.4	12	14	1	T3EUD	GPT1 Timer T3 Ext. Up/Down Ctrl Input
P3.5	13	15	1	T4IN	GPT1 Timer T4 Count/Gate/Reload/Capture Input
P3.6	14	16	1	T3IN	GPT1 Timer T3 Count/Gate Input
P3.7	15	17	1	T2IN	GPT1 Timer T2
					Count/Gate/Reload/Capture Input
P3.8	16	18	I/O	MRST	SSC Master-Receive/Slave-Transmit
P3.9	17	19	I/O	MTSR	SSC Master-Transmit/Slave-Receive
P3.10	18	20	0	TxD0	ASC0 Clock/Data Output (Asyn./Sync.)
P3.11	19	21	I/O	RxD0	ASC0 Data Inp. (Asvn.) or In/Out (Svnc)
P3.12	20	22	0	BHE	Ext. Memory High Byte Enable Signal
			Ō	WRH	Ext. Memory High Byte Write Strobe
P3.13	21	23	1/0	SCLK	SSC Master Cl. Output / Slave Cl. Input
P3.15	22	24	0	CLKOUT	System Clock Output (= CPU Clock)

## Table 2Pin Definitions and Functions





## External Bus Controller

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/ output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which control the access to different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 5 external  $\overline{\text{CS}}$  signals (4 windows plus default) can be generated in order to save external glue logic. The C165 offers the possibility to switch the  $\overline{\text{CS}}$  outputs to an unlatched mode. In this mode the internal filter logic is switched off and the  $\overline{\text{CS}}$  signals are directly generated from the address. The unlatched  $\overline{\text{CS}}$  mode is enabled by setting CSCFG (SYSCON.6).

Access to very slow memories or memories with varying access times is supported via a particular 'Ready' function.

A HOLD/HLDA protocol is available for bus arbitration and allows to share external resources with other bus masters. The bus arbitration is enabled by setting bit HLDEN in register PSW. After setting HLDEN once, pins P6.7 ... P6.5 (BREQ, HLDA, HOLD) are automatically controlled by the EBC. In Master Mode (default after reset) the HLDA pin is an output. By setting bit DP6.7 to '1' the Slave Mode is selected where pin HLDA is switched to input. This allows to directly connect the slave controller to another master controller without glue logic.

For applications which require less than 16 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte, or to 64 KByte. In this case Port 4 outputs four, two, or no address lines at all. It outputs all 8 address lines, if an address space of 16 MBytes is used.



## **Central Processing Unit (CPU)**

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C165's instructions can be executed in just one machine cycle which requires 80 ns at 25 MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a  $16 \times 16$  bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', allows reducing the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.



Figure 5

**CPU Block Diagram** 



The CPU has a register context consisting of up to 16 wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 words is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C165 instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.





## Figure 6 Block Diagram of GPT1

With its maximum resolution of 8 TCL, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock. The count direction (up/down) for each timer is programmable by software. Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5 and/or it may be output on pin T6OUT. The overflows/underflows of timer T6 can cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows the C165 to measure absolute time differences or to perform pulse multiplication without software overhead.



Table 6		C165 Reg	gist	ers, Oro	dered by Name (cont'd)	
Name		Physica Addres	al S	8-Bit Addr.	Description	Reset Value
СР		FE10 <sub>H</sub>		08 <sub>H</sub>	CPU Context Pointer Register	FC00 <sub>H</sub>
CRIC	b	FF6A <sub>H</sub>		B5 <sub>H</sub>	GPT2 CAPREL Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CSP		FE08 <sub>H</sub>		04 <sub>H</sub>	CPU Code Seg. Pointer Reg. (read only)	0000 <sub>H</sub>
DP0H	b	F102 <sub>H</sub>	Ε	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP0L	b	F100 <sub>H</sub>	Ε	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub>	Ε	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub>	Ε	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP2	b	FFC2 <sub>H</sub>		E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>		E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>		E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>		E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>
DPP0		FE00 <sub>H</sub>		00 <sub>H</sub>	CPU Data Page Pointer 0 Reg. (10 bits)	0000 <sub>H</sub>
DPP1		FE02 <sub>H</sub>		01 <sub>H</sub>	CPU Data Page Pointer 1 Reg. (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>		02 <sub>H</sub>	CPU Data Page Pointer 2 Reg. (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>		03 <sub>H</sub>	CPU Data Page Pointer 3 Reg. (10 bits)	0003 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub>	Ε	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
IDCHIP		F07C <sub>H</sub>	Ε	3E <sub>H</sub>	Identifier	05XX <sub>H</sub>
IDMANUF		F07E <sub>H</sub>	Ε	3F <sub>H</sub>	Identifier	1820 <sub>H</sub>
IDMEM		F07A <sub>H</sub>	Ε	3D <sub>H</sub>	Identifier	0000 <sub>H</sub>
IDMEM2		F076 <sub>H</sub>	Ε	3B <sub>H</sub>	Identifier	0000 <sub>H</sub>
IDPROG		F078 <sub>H</sub>	Ε	3C <sub>H</sub>	Identifier	0000 <sub>H</sub>
MDC	b	FF0E <sub>H</sub>		87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>
MDH		FE0C <sub>H</sub>		06 <sub>H</sub>	CPU Multiply Divide Reg. – High Word	0000 <sub>H</sub>
MDL		FE0E <sub>H</sub>		07 <sub>H</sub>	CPU Multiply Divide Reg. – Low Word	0000 <sub>H</sub>
ODP2	b	F1C2 <sub>H</sub>	Ε	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000 <sub>H</sub>
ODP3	b	F1C6 <sub>H</sub>	Ε	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP6	b	F1CE <sub>H</sub>	Ε	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>
ONES	b	FF1E <sub>H</sub>		8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>

P0H

P0L

00<sub>H</sub>

00<sub>H</sub>

Port 0 High Reg. (Upper half of PORT0)

Port 0 Low Reg. (Lower half of PORT0)

81<sub>H</sub>

80<sub>H</sub>

FF02<sub>H</sub>

 $FF00_{H}$ 

b

b



Iable 6 C165 Registers, Ordered by Name (cont <sup>2</sup> d)								
Name		Physica Addres	al S	8-Bit Addr.	Description	Reset Value		
XP1IC	b	F18E <sub>H</sub>	Ε	C7 <sub>H</sub>	Software Interrupt Control Register	0000 <sub>H</sub>		
XP2IC	b	F196 <sub>H</sub>	Ε	CB <sub>H</sub>	Software Interrupt Control Register	0000 <sub>H</sub>		
XP3IC	b	F19E <sub>H</sub>	Ε	CF <sub>H</sub>	Software Interrupt Control Register	0000 <sub>H</sub>		
ZEROS	b	FF1C <sub>H</sub>		8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>		

11 - IN ... . . ,

<sup>1)</sup> The system configuration is selected during reset.

 $^{\mbox{2)}}$  The reset value depends on the indicated reset source.



## **Operating Conditions**

The following operating conditions must not be exceeded in order to ensure correct operation of the C165. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Parameter	Symbol	Limit	Values	Unit	Notes	
		min.	max.			
Standard digital supply voltage	V <sub>DD</sub>	4.5	5.5	V	Active mode, $f_{CPUmax}$ = 25 MHz	
(5 V versions)		2.5 <sup>1)</sup>	5.5	V	PowerDown mode	
Reduced digital supply voltage	V <sub>DD</sub>	3.0	3.6	V	Active mode, $f_{CPUmax}$ = 20 MHz	
(3 V versions)		2.5 <sup>1)</sup>	3.6	V	PowerDown mode	
Digital ground voltage	V <sub>SS</sub>	(	0	V	Reference voltage	
Overload current	I <sub>OV</sub>	_	± 5	mA	Per pin <sup>2)3)</sup>	
Absolute sum of overload currents	$\Sigma  I_{OV} $	-	50	mA	3)	
External Load Capacitance	CL	-	100	pF	-	
Ambient temperature	T <sub>A</sub>	0	70	°C	SAB-C165	
		- 40	85	°C	SAF-C165	
		- 40	125	°C	SAK-C165	

## Table 8Operating Condition Parameters

<sup>1)</sup> Output voltages and output currents will be reduced when  $V_{\text{DD}}$  leaves the range defined for active mode.

<sup>2)</sup> Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e. V<sub>OV</sub> > V<sub>DD</sub> + 0.5 V or V<sub>OV</sub> < V<sub>SS</sub> - 0.5 V). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins such as XTAL1, RD, WR, etc.

<sup>3)</sup> Not 100% tested, guaranteed by design and characterization.



## DC Characteristics (Standard Supply Voltage Range) (cont'd)

(Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol	Limit	Values	Unit	Test Condition
		min.	max.		
RSTIN active current <sup>4)</sup>	I <sub>RSTL</sub> <sup>6)</sup>	- 100	_	μA	$V_{\rm IN} = V_{\rm IL}$
READY/RD/WR inact. current <sup>7)</sup>	I <sub>RWH</sub> <sup>5)</sup>	-	- 40	μA	$V_{OUT}$ = 2.4 V
READY/RD/WR active current <sup>7)</sup>	$I_{\rm RWL}^{6)}$	- 500	-	μA	$V_{OUT} = V_{OLmax}$
ALE inactive current <sup>7)</sup>	$I_{ALEL}^{(5)}$	-	40	μA	$V_{OUT} = V_{OLmax}$
ALE active current <sup>7)</sup>	I <sub>ALEH</sub> <sup>6)</sup>	500	_	μA	$V_{OUT}$ = 2.4 V
Port 6 inactive current <sup>7)</sup>	I <sub>P6H</sub> <sup>5)</sup>	-	- 40	μA	$V_{OUT}$ = 2.4 V
Port 6 active current <sup>7)</sup>	I <sub>P6L</sub> <sup>6)</sup>	- 500	_	μA	$V_{\rm OUT} = V_{\rm OL1max}$
PORT0 configuration current <sup>8)</sup>	I <sub>P0H</sub> <sup>5)</sup>	-	- 10	μA	$V_{\rm IN} = V_{\rm IHmin}$
	$I_{P0L}^{6)}$	- 100	_	μA	$V_{\rm IN} = V_{\rm ILmax}$
XTAL1 input current	I <sub>IL</sub> CC	-	± 20	μA	$0 V < V_{IN} < V_{DD}$
Pin capacitance <sup>9)</sup> (digital inputs/outputs)	C <sub>IO</sub> CC	_	10	pF	f = 1  MHz $T_A = 25 \text{ °C}$

<sup>1)</sup> Keeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current  $I_{OV}$ .

<sup>2)</sup> Valid in bidirectional reset mode only.

- <sup>3)</sup> This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- <sup>4)</sup> These parameters describe the  $\overline{\text{RSTIN}}$  pullup, which equals a resistance of ca. 50 to 250 k $\Omega$ .
- <sup>5)</sup> The maximum current may be drawn while the respective signal line remains inactive.
- <sup>6)</sup> The minimum current must be drawn in order to drive the respective signal line active.
- <sup>7)</sup> This specification is valid during Reset and during Hold-mode or Adapt-mode. During Hold-mode Port 6 pins are only affected, if they are used (configured) for CS output and the open drain function is not enabled. The READY-pullup is always active, except for Powerdown mode.
- <sup>8)</sup> This specification is valid during Reset and during Adapt-mode.
- <sup>9)</sup> Not 100% tested, guaranteed by design and characterization.



lable 9	C165 CIOCK Gei	neration modes	
CLKCFG (P0H.7-5)	$\begin{array}{c} \textbf{CPU Frequency} \\ f_{\text{CPU}} = f_{\text{OSC}} \times \textbf{F} \end{array}$	External Clock Input Range <sup>1)</sup>	Notes
0 X X	$f_{OSC} \times 1$	1 to 25 MHz	Direct drive <sup>2)</sup>
1 X X	f <sub>OSC</sub> / 2	2 to 50 MHz	CPU clock via prescaler

<sup>1)</sup> The external clock input range refers to a CPU clock range of 10 ... 25 MHz (PLL operation).

<sup>2)</sup> The maximum frequency depends on the duty cycle of the external clock signal.

### **Prescaler Operation**

When prescaler operation is configured (CLKCFG =  $1XX_{B}$ ) the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of  $f_{CPU}$  is half the frequency of  $f_{OSC}$  and the high and low time of  $f_{CPU}$  (i.e. the duration of an individual TCL) is defined by the period of the input clock  $f_{OSC}$ .

The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the period of  $f_{OSC}$  for any TCL.

## **Direct Drive**

When direct drive is configured (CLKCFG =  $0XX_B$ ) the on-chip phase locked loop is disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal.

The frequency of  $f_{CPU}$  directly follows the frequency of  $f_{OSC}$  so the high and low time of  $f_{CPU}$  (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock fosc.

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

 $TCL_{min} = 1/f_{OSC} \times DC_{min}$ (DC = duty cycle)

For two consecutive TCLs the deviation caused by the duty cycle of  $f_{OSC}$  is compensated so the duration of 2TCL is always  $1/f_{OSC}$ . The minimum value TCL<sub>min</sub> therefore has to be used only once for timings that require an odd number of TCLs (1, 3, ...). Timings that require an even number of TCLs (2, 4, ...) may use the formula 2TCL =  $1/f_{OSC}$ .



## **AC Characteristics**

# Table 10External Clock Drive XTAL1 (Standard Supply Voltage Range)<br/>(Operating Conditions apply)

Parameter	r Symbol		Diı	rect Drive 1:1	P	Prescaler 2:1		
			min.	max.	min.	max.		
Oscillator period	t <sub>OSC</sub>	SR	40	-	20	_	ns	
High time <sup>1)</sup>	t <sub>1</sub>	SR	20 <sup>2)</sup>	-	6	_	ns	
Low time <sup>1)</sup>	<i>t</i> <sub>2</sub>	SR	20 <sup>2)</sup>	-	6	_	ns	
Rise time <sup>1)</sup>	t <sub>3</sub>	SR	_	10	-	6	ns	
Fall time <sup>1)</sup>	<i>t</i> <sub>4</sub>	SR	_	10	-	6	ns	

<sup>1)</sup> The clock input signal must reach the defined levels  $V_{\text{IL2}}$  and  $V_{\text{IH2}}$ .

<sup>2)</sup> The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency ( $f_{CPU}$ ) in direct drive mode depends on the duty cycle of the clock input signal.

# Table 11External Clock Drive XTAL1 (Reduced Supply Voltage Range)<br/>(Operating Conditions apply)

Parameter Symbol		bol	Direc	t Drive	Pres	scaler 2:1	Unit
			min.	max.	min.	max.	
Oscillator period	t <sub>OSC</sub>	SR	50	-	25	-	ns
High time <sup>1)</sup>	t <sub>1</sub>	SR	25 <sup>2)</sup>	-	8	-	ns
Low time <sup>1)</sup>	<i>t</i> <sub>2</sub>	SR	25 <sup>2)</sup>	-	8	-	ns
Rise time <sup>1)</sup>	t <sub>3</sub>	SR	_	10	-	6	ns
Fall time <sup>1)</sup>	<i>t</i> <sub>4</sub>	SR	-	10	-	6	ns

<sup>1)</sup> The clock input signal must reach the defined levels  $V_{\text{IL2}}$  and  $V_{\text{IH2}}$ .

<sup>2)</sup> The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency ( $f_{CPU}$ ) in direct drive mode depends on the duty cycle of the clock input signal.



## **AC Characteristics**

## Demultiplexed Bus (Standard Supply Voltage Range)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CI = 25	PU Clock 6 MHz	Variable ( 1 / 2TCL = 1	Unit	
			min.	max.	min.	max.	
ALE high time	<i>t</i> 5	CC	$10 + t_{A}$	_	TCL - 10 + <i>t</i> <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	_	TCL - 16 + <i>t</i> <sub>A</sub>	_	ns
ALE falling edge to $\overline{RD}$ , WR (with RW-delay)	t <sub>8</sub>	CC	$10 + t_{A}$	_	TCL - 10 + <i>t</i> <sub>A</sub>	_	ns
ALE falling edge to $\overline{RD}$ , WR (no RW-delay)	t <sub>9</sub>	CC	- 10 + <i>t</i> <sub>A</sub>	-	- 10 + <i>t</i> <sub>A</sub>	_	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	$30 + t_{\rm C}$	-	2TCL - 10 + <i>t</i> <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	t <sub>13</sub>	CC	$50 + t_{\rm C}$	-	3TCL - 10 + <i>t</i> <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	20 + <i>t</i> <sub>C</sub>	-	2TCL - 20 + <i>t</i> <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	$40 + t_{\rm C}$	-	3TCL - 20 + <i>t</i> <sub>C</sub>	ns
ALE low to valid data in	t <sub>16</sub>	SR	_	$40 + t_{A} + t_{C}$	_	3TCL - 20 + <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	$50 + 2t_A + t_C$	_	$4TCL - 30 + 2t_A + t_C$	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	-	0	_	ns
Data float after RD rising edge (with RW-delay <sup>1)</sup> )	<i>t</i> <sub>20</sub>	SR	_	$26 + 2t_A + t_F^{(1)}$	_	2TCL - 14 + $22t_A$ + $t_F^{(1)}$	ns
Data float after RD rising edge (no RW-delay <sup>1)</sup> )	t <sub>21</sub>	SR	_	$10 + 2t_{A} + t_{F}^{(1)}$	-	TCL - 10 + $22t_A$ + $t_F^{(1)}$	ns



## Demultiplexed Bus (Standard Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Syr	nbol	Max. Cl = 25	PU Clock 5 MHz	Variable ( 1 / 2TCL =	CPU Clock 1 to 25 MHz	Unit
			min.	max.	min.	max.	
Data valid to $\overline{WR}$	t <sub>22</sub>	CC	$20 + t_{\rm C}$	-	2TCL - 20	-	ns
					+ t <sub>C</sub>		
Data hold after $\overline{WR}$	t <sub>24</sub>	CC	10 + <i>t</i> <sub>F</sub>	-	TCL - 10 + <i>t</i> <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>26</sub>	CC	- 10 + <i>t</i> <sub>F</sub>	-	- 10 + <i>t</i> <sub>F</sub>	_	ns
Address hold after $\overline{WR}^{2)}$	t <sub>28</sub>	CC	$0 + t_{F}$	-	$0 + t_{F}$	-	ns
ALE falling edge to $\overline{CS}^{3)}$	t <sub>38</sub>	CC	- 4 - t <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	- 4 - <i>t</i> <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	ns
CS low to Valid Data In <sup>3)</sup>	t <sub>39</sub>	SR	_	$40 + t_{C} + 2t_{A}$	-	3TCL - 20 + <i>t</i> <sub>C</sub> + 2 <i>t</i> <sub>A</sub>	ns
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}^{3)}$	t <sub>41</sub>	CC	6 + <i>t</i> <sub>F</sub>	_	TCL - 14 + <i>t</i> <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW- delay)	t <sub>42</sub>	CC	16 + <i>t</i> <sub>A</sub>	-	TCL - 4 + <i>t</i> <sub>A</sub>	-	ns
ALE falling edge to RdCS, WrCS (no RW- delay)	t <sub>43</sub>	CC	$-4 + t_{A}$	_	-4 + $t_A$	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	16 + <i>t</i> <sub>C</sub>	-	2TCL - 24 + <i>t</i> <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	$36 + t_{\rm C}$	-	3TCL - 24 + <i>t</i> <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	CC	30 + <i>t</i> <sub>C</sub>	-	2TCL - 10 + <i>t</i> <sub>C</sub>	-	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	$50 + t_{\rm C}$	-	3TCL - 10 + <i>t</i> <sub>C</sub>	-	ns
Data valid to WrCS	t <sub>50</sub>	CC	$26 + t_{\rm C}$	-	2TCL - 14 + <i>t</i> <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	-	0	_	ns



## **AC Characteristics**

## Demultiplexed Bus (Reduced Supply Voltage Range)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 20 MHz		Variable ( 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	$11 + t_A$	_	TCL - 14 + <i>t</i> <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$5 + t_{A}$	_	TCL - 20 + <i>t</i> <sub>A</sub>	_	ns
ALE falling edge to $\overline{RD}$ , WR (with RW-delay)	<i>t</i> <sub>8</sub>	CC	15 + <i>t</i> <sub>A</sub>	_	TCL - 10 + <i>t</i> <sub>A</sub>	_	ns
ALE falling edge to $\overline{RD}$ , WR (no RW-delay)	t <sub>9</sub>	CC	- 10 + <i>t</i> <sub>A</sub>	_	- 10 + <i>t</i> <sub>A</sub>	_	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	$34 + t_{\rm C}$	_	2TCL - 16 + <i>t</i> <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	t <sub>13</sub>	CC	59 + t <sub>C</sub>	-	3TCL - 16 + <i>t</i> <sub>C</sub>	-	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	22 + <i>t</i> <sub>C</sub>	-	2TCL - 28 + <i>t</i> <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	$47 + t_{\rm C}$	-	3TCL - 28 + <i>t</i> <sub>C</sub>	ns
ALE low to valid data in	t <sub>16</sub>	SR	_	$45 + t_{A} + t_{C}$	-	3TCL - 30 + <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	57 + $2t_{A} + t_{C}$	_	$4TCL - 43 + 2t_A + t_C$	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	-	0	-	ns
Data float after RD rising edge (with RW-delay <sup>1)</sup> )	<i>t</i> <sub>20</sub>	SR	_	$36 + 2t_A + t_F^{(1)}$	_	2TCL - 14 + $22t_A$ + $t_F^{(1)}$	ns
Data float after RD rising edge (no RW-delay <sup>1)</sup> )	t <sub>21</sub>	SR	_	$15 + 2t_A + t_F^{(1)}$	-	TCL - 10 + $22t_A$ + $t_F^{(1)}$	ns



## Demultiplexed Bus (Reduced Supply Voltage Range) (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 20 MHz		Variable CPU Clock 1 / 2TCL = 1 to 20 MHz		Unit	
			min.	max.	min.	max.	
Data float after RdCS (with RW-delay) <sup>1)</sup>	t <sub>53</sub>	SR	_	30 + <i>t</i> <sub>F</sub>	-	2TCL - 20 + $2t_A + t_F$ 1)	ns
Data float after RdCS (no RW-delay) <sup>1)</sup>	t <sub>68</sub>	SR	_	5 + <i>t</i> <sub>F</sub>	_	TCL - 20 + $2t_A + t_F$ 1)	ns
Address hold after RdCS, WrCS	t <sub>55</sub>	CC	- 16 + <i>t</i> <sub>F</sub>	-	- 16 + <i>t</i> <sub>F</sub>	-	ns
Data hold after WrCS	t <sub>57</sub>	CC	9 + <i>t</i> <sub>F</sub>	-	TCL - 16 + <i>t</i> <sub>F</sub>	-	ns

<sup>1)</sup> RW-delay and  $t_A$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

<sup>2)</sup> Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address changes before the end of RD have no impact on read cycles.

<sup>3)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).





### Figure 20 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE





Figure 23 External Bus Arbitration, (Regaining the Bus)

### Notes

 <sup>1)</sup> This is the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high.
Please note that HOLD may also be deactivated without the C165 requesting the bus.

<sup>2)</sup> The next C165 driven bus cycle may start here.