



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k80-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Pin Name	Pin Num	Pin Type	Buffer Type	Description				
				PORTD is a bidirectional I/O port.				
RD0/C1INA/PSP0	54							
RD0		I/O	ST/ CMOS	Digital I/O.				
C1INA		I	Analog	Comparator 1 Input A.				
PSP0		I/O	ST/ CMOS	Parallel Slave Port data.				
RD1/C1INB/PSP1	55							
RD1		I/O	ST/ CMOS	Digital I/O.				
C1INB		I	Analog	Comparator 1 Input B.				
PSP1		I/O	ST/ CMOS	Parallel Slave Port data.				
RD2/C2INA/PSP2	58							
RD2		I/O	ST/ CMOS	Digital I/O.				
C2INA		Ι	Analog	Comparator 2 Input A.				
PSP2		I/O	ST/ CMOS	Parallel Slave Port data.				
RD3/C2INB/CTMUI/ PSP3	59							
RD3		I/O	ST/ CMOS	Digital I/O.				
C2INB		Ι	Analog	Comparator 2 Input B.				
CTMUI		0	CMOS	CTMU pulse generator charger for the C2INB.				
PSP3		I/O	ST/ CMOS	Parallel Slave Port data.				
RD4/ECCP1/P1A/PSP4	2							
RD4		I/O	ST/ CMOS	Digital I/O.				
ECCP1		I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.				
P1A		0	CMOS	Enhanced PWM1 Output A.				
PSP4		I/O	ST/ CMOS	Parallel Slave Port data.				
RD5/P1B/PSP5	3							
RD5		I/O	ST/ CMOS	Digital I/O.				
P1B		0	CMOS	Enhanced PWM1 Output B.				
PSP5		I/O	ST/ CMOS	Parallel Slave Port data.				
Legend: $l^2C^{TM} = l^2C/S$	MBus ir	put buf	er	CMOS = CMOS compatible input or output				
ST = Schmitt I = Input	t Trigge	r input v	/ith CMC	DS levels Analog = Analog input O = Output				

TABLE 1-6: PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)

l P = Input

= Power

= Output

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0** "Power-Managed Modes".

- Note 1: The Timer1/3/5/7 oscillator must be enabled to select the secondary clock source. The Timerx oscillator is enabled by setting the SOSCEN bit in the Timerx Control register (TxCON<3>). If the Timerx oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timerx oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timerx oscillator starts.

3.3.2.1 System Clock Selection and Device Resets

Since the SCSx bits are cleared on all forms of Reset, this means the primary oscillator defined by the FOSC<3:0> Configuration bits is used as the primary clock source on device Resets. This could either be the internal oscillator block by itself, or one of the other primary clock sources (HS, EC, XT, LP, External RC and PLL-enabled modes).

In those cases when the internal oscillator block, without PLL, is the default clock on Reset, the Fast RC Oscillator (INTOSC) will be used as the device clock source. It will initially start at 8 MHz; the postscaler selection that corresponds to the Reset value of the IRCF<2:0> bits ('110').

Regardless of which primary oscillator is selected, INTOSC will always be enabled on device power-up. It serves as the clock source until the device has loaded its configuration values from memory. It is at this point that the FOSCx Configuration bits are read and the oscillator selection of the operational mode is made.

Note that either the primary clock source or the internal oscillator will have two bit setting options for the possible values of the SCS<1:0> bits, at any given time.

3.3.3 OSCILLATOR TRANSITIONS

PIC18F66K80 family devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in Section 4.1.2 "Entering Power-Managed Modes".

3.4 RC Oscillator

For timing-insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors:

- · Supply voltage
- Values of the external resistor (REXT) and capacitor (CEXT)
- · Operating temperature

Given the same device, operating voltage and temperature, and component values, there will also be unit to unit frequency variations. These are due to factors such as:

- · Normal manufacturing variation
- Difference in lead frame capacitance between package types (especially for low CEXT values)
- Variations within the tolerance of the limits of $\ensuremath{\mathsf{Rext}}$ and $\ensuremath{\mathsf{Cext}}$

In the RC Oscillator mode, the oscillator frequency, divided by 4, is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-2 shows how the R/C combination is connected.





The RCIO Oscillator mode (Figure 3-3) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

FIGURE 3-3: RCIO OSO





4.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode provides controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. To maintain software compatibility with future devices, it is recommended that SCS0 also be cleared, though its value is ignored. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCFx bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCFx bits are set to any non-zero value, or the INTSRC/MFIOSEL bit is set, the INTOSC output is enabled. The HFIOFS/MFIOFS bits become set, after the INTOSC output becomes stable, after an interval of TIOBST (Parameter 38, Table 31-11). For information on the HFIOFS/MFIOFS bits, see Table 4-3.

Clocks to the peripherals continue while the INTOSC source stabilizes. The HFIOFS/MFIOFS bits will remain set if the IRCFx bits were previously at a non-zero value or if INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable. If the IRCFx bits and INTSRC are all clear, the INTOSC output will not be enabled, the HFIOFS/MFIOFS bits will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD (Parameter 38, Table 31-11) following the wake event, the CPU begins executing code clocked by the INTOSC multiplexer. The IDLEN and SCSx bits are not affected by the wake-up. The INTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

4.5 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what this mode does not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals.

PIC18F66K80 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- Peripheral Enable bit, generically named XXXEN Located in the respective module's main control register
- Peripheral Module Disable (PMD) bit, generically named, XXXMD – Located in one of the PMDx Control registers (PMD0, PMD1 or PMD2)

Disabling a module by clearing its XXXEN bit disables the module's functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as the second approach.

Most peripheral modules have an enable bit.

In contrast, setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral are also disabled, so writes to those registers have no effect and read values are invalid. Many peripheral modules have a corresponding PMD bit.

There are three PMD registers in PIC18F66K80 family devices: PMD0, PMD1 and PMD2. These registers have bits associated with each module for disabling or enabling a particular peripheral.

10.1 INTCON Registers

The INTCON registers are readable and writable registers that contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE ⁽²⁾	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit
	When IPEN = <u>0</u> :
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
	When IPEN = 1:
	1 = Enables all high-priority interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit
	<u>When IPEN = 0:</u>
	\perp = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts
	When $IPEN = 1$:
	1 = Enables all low-priority peripheral interrupts
	0 = Disables all low-priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 overflow interrupt
	0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit
	1 = Enables the INTO external interrupt
	0 = Disables the INT0 external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit ⁽²⁾
	1 = Enables the RB port change interrupt
	0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = I MR0 register has overflowed (must be cleared in software)
L 11 A	
DIT 1	IN I UIF: IN I U External Interrupt Flag bit
	1 = The INTO external interrupt did not occur 0 = The INTO external interrupt did not occur
hit 0	BBIE : BB Port Change Interrunt Elag hit(1)
	1 = At least one of the RB<7.4> pins changed state (must be cleared in software)
	0 = None of the RB<7:4> pins have changed state
Note 1:	A mismatch condition will continue to set this bit. To end the mismatch condition and allow the bit to be
•	cleared, read PORIB and wait one additional instruction cycle.

2: Each pin on PORTB for interrupt-on-change is individually enabled and disabled in the IOCB register. By default, all pins are disabled.

10.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 10-19: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	SBOREN	CM	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit
	1 = Enables priority levels on interrupts
	0 = Disables priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6	SBOREN: Software BOR Enable bit
	For details of bit operation, see Register 5-1.
bit 5	CM: Configuration Mismatch Flag bit
	1 = A Configuration Mismatch Reset has not occurred
	0 = A Configuration Mismatch Reset has occurred (must be subsequently set in software)
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 5-1.
bit 3	TO: Watchdog Timer Time-out Flag bit
	For details of bit operation, see Register 5-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 5-1.
bit 1	POR: Power-on Reset Status bit
	For details of bit operation, see Register 5-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 5-1.

NOTES:



19.4 PWM Mode

In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCPx pin is multiplexed with a PORTC or PORTB data latch, the appropriate TRIS bit must be cleared to make the CCPx pin an output.

Note:	Clearing the CCPxCON register will force
	the corresponding CCPx output latch
	(depending on device configuration) to the
	default low level. This is not the PORTx
	I/O data latch.

Figure 19-3 shows a simplified block diagram of the CCPx module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 19.4.3** "Setup for PWM Operation".





A PWM output (Figure 19-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 19-4: PWM OUTPUT



19.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

EQUATION 19-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP4 pin is set (An exception: If PWM duty cycle = 0%, the CCP4 pin will not be set)
- The PWM duty cycle is latched from CCPR4L into CCPR4H

Note:	The	Timer2	postscalers	(see
	Sectior	n 15.0 "Tim	ner2 Module") a	are not
	used in	the deter	mination of the	PWM
	frequen	cy. The po	stscaler could be	e used
	to have	a servo up	date rate at a d	ifferent
	frequen	cy than the	PWM output.	

					Fellou	
00	(Single Output)	P1A Modulated				
		P1A Modulated				
10	(Half-Bridge)	P1B Modulated				
		P1A Active				;
01	(Full-Bridge,	P1B Inactive				
•• Forward)	P1C Inactive		- I I I	 	 	
		P1D Modulated		7		<u>;</u>
		P1A Inactive		- 	1 1	1 1 1
11	(Full-Bridge,	P1B Modulated				1
	Reverse)	P1C Active				
		P1D Inactive _			1 1 1	; ;
Relati	onships: • Period = 4 * Tosc • Pulse Width = Tosc • Delay = 4 * Tosc	* (PR2 + 1) * (TMR2 Pre sc * (CCPR1L<7:0>:CCP * (ECCP1DEL<6:0>)	scale Va 1CON<	alue) 5:4>) * (TMR2 Prescal	e Value)	

FIGURE 20-5: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)







REGISTER 27-6: TXBnSIDH: TRANSMIT BUFFER 'n' STANDARD IDENTIFIER REGISTERS, HIGH BYTE $[0 \le n \le 2]$

			1				
R/W-x							
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **SID<10:3>:** Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0) Extended Identifier bits, EID<28:21> (if EXIDE = 1).

REGISTER 27-7: TXBnSIDL: TRANSMIT BUFFER 'n' STANDARD IDENTIFIER REGISTERS, LOW BYTE $[0 \le n \le 2]$

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	SID<2:0>: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0) Extended Identifier bits, EID<20:18> (if EXIDE = 1).
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	1 = Message will transmit extended ID, SID<10:0> become EID<28:18> 0 = Message will transmit standard ID, EID<17:0> are ignored
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits

REGISTER 27-8: TXBnEIDH: TRANSMIT BUFFER 'n' EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 2]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier bits (not used when transmitting standard identifier message)

REGISTER 27-13: RXB0CON: RECEIVE BUFFER 0 CONTROL REGISTER (CONTINUED)

bit 2	Mode 0: PRODEEN: Descrive Buffer & Deuble Buffer Encode bit
	ABODBEN. Receive Bullet O Double-Bullet Enable bit
	\perp = No Receive Buffer 0 overflow to Receive Buffer 1
	Mode 1 2:
	FIL HIT<4:0 >: Filter Hit bit 2
	This bit combines with other bits to form filter acceptance bits<4:0>.
bit 1	Mode 0:
	JTOFF: Jump Table Offset bit (read-only copy of RXB0DBEN) ⁽²⁾
	1 = Allows jump table offset between 6 and 7
	0 = Allows jump table offset between 1 and 0
	<u>Mode 1, 2:</u>
	FILHIT<4:0>: Filter Hit bit 1
	This bit combines with other bits to form filter acceptance bits<4:0>.
bit 0	Mode 0:
	FILHITO: Filter Hit bit 0
	This bit indicates which acceptance filter enabled the message reception into Receive Buffer 0.
	1 = Acceptance Filter 1 (RXF1)
	0 = Acceptance Filter 0 (RXFU)
	Mode 1, 2:
	FILMI1<4:0>: FILMET MILDIE U This hit in combination with FILMIT<4:1> indicates which accentance filter enabled the message recention.
	into this receive buffer.
	01111 = Acceptance Filter 15 (RXF15)
	01110 = Acceptance Filter 14 (RXF14)
	00000 = Acceptance Filter 0 (RXF0)

- **Note 1:** This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and the buffer will be considered full. After clearing the RXFUL flag, the PIR5 bit, RXB0IF, can be cleared. If RXB0IF is cleared, but RXFUL is not cleared, then RXB0IF is set again.
 - 2: This bit allows the same filter jump table for both RXB0CON and RXB1CON.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L		—			CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	-	—	—	—	—	—
30000Ah	CONFIG6L	_	—	_	—	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	—	—	—	—
30000Ch	CONFIG7L	_	—	-	—	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H		EBTRB		_	_	_	_	_

TABLE 28-4: SUMMARY OF CODE PROTECTION REGISTERS

Legend: Shaded cells are unimplemented.

28.6.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to, or written from, any location using the table read and table write instructions. The Device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPx bits have no direct effect. CPx bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTx Configuration bit is '0'.

The EBTRx bits control table reads. For a block of user memory with the EBTRx bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figure 28-7 throughFigure 28-9 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer. Refer to the device programming specification for more information.

Register Values	Program Memory	Configuration Bit Settings
		000000h WRTB, EBTRB = 11 0007FFh
		000800h
TBLPTR = 0008FFh		WRT0, EBTR0 = 01
PC = 003FFEh	TBLWT*	003FFFh 004000h
		WRT1, EBTR1 = 11 007FFFh 008000h
PC = 00BFFEh	TBLWT*	WRT2, EBTR2 = 11
		00BFFFh 00C000h
		WRT3, EBTR3 = 11
		00FFFFh
Results: All table writes ar	e disabled to Blockn whenever WR	RTx = 0.

FIGURE 28-7: TABLE WRITE (WRTx) DISALLOWED

	<i>-</i> 2. I								
Mnemo	onic,	Description	Cycles	To-Bit Instruction word			Nord	Status	Notes
Opera	nds		0,0.00	MSb		LSb	Affected		
BIT-ORIE	NTED O	PERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPER	ATIONS		•				•	
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push Top of Return Stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 29-2: PIC18F66K80 FAMILY INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

ΒZ		Branch if Z	Branch if Zero				
Synta	ax:	BZ n					
Oper	ands:	-128 ≤ n ≤ 1	$-128 \le n \le 127$				
Oper	ation:	if Zero bit is (PC) + 2 + 2	if Zero bit is '1', (PC) + 2 + 2n → PC				
Statu	s Affected:	None	None				
Enco	ding:	1110	0000 nni	nn nnnn			
Description:		If the Zero b will branch.	oit is '1', then t	he program			
		The 2's con added to the incremented instruction, PC + 2 + 2r two-cycle in	nplement num e PC. Since th d to fetch the r the new addre n. This instruct istruction.	ber, '2n', is e PC will have next ess will be tion is then a			
Word	ls:	1					
Cycle	es:	1(2)					
Q C If Ju	ycle Activity: mp:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal	Process	Write to			
		'n'	Data	PC			
	N0 operation	N0 operation	N0 operation	NO			
lf No) Jump:	oporation	oporation	oporation			
	Q1	Q2	Q3	Q4			
	Decode	Read literal	Process	No			
		'n'	Data	operation			
<u>Exan</u>	<u>nple:</u>	HERE	BZ Jump				
	PC PC After Instructio	tion = ade on	dress (HERE)			
	If Zero PC If Zero PC	= 1; = add = 0; = add	dress (Jump dress (HERE) + 2)			

0				
Syntax:	CALL k {,	s}		
Operands:	$0 \le k \le 104$	8575		
	s ∈ [0,1]			
Operation:	(PC) + 4 \rightarrow	TOS,		
	$k \rightarrow PC < 20$):1>;		
	$ITS = \bot$ $(W) \rightarrow WS$			
	(STATUS)	, → STATL	JSS.	
	$(BSR) \rightarrow B$	SRS		
Status Affected:	None			
Encoding:				
1st word (k<7:0>)	1110	110s	k ₇ kkł	k kkkk
2nd word(k<19:8>)	1111	k ₁₉ kkk	kkkk	kkkk ₈
Words:	respective STATUSS a update occ 20-bit value CALL is a t 2	shadow i and BSR urs (defa e 'k' is loa wo-cycle	egisters S. If 's' uult). The ded into instruct	s, WS, = 0, no en, the o PC<20:1> tion.
Cycles:	2			
Q Cvcle Activity:				
,, ,		03		~ 4
Q1	Q2		5	Q4
Q1 Decode	Q2 Read literal	Push P	C to F	Q4 Read literal
Q1 Decode	Q2 Read literal 'k'<7:0>,	Push P stac	C to F k	Q4 Read literal 'k'<19:8>, Vrite to PC
Q1 Decode	Q2 Read literal 'k'<7:0>, No	Push P stac	C to F k V	Q4 Read literal 'k'<19:8>, <u>Vrite to PC</u> No
Q1 Decode No operation	Q2 Read literal 'k'<7:0>, No operation	Push P stac No operat	C to F k V	Q4 Read literal 'k'<19:8>, Vrite to PC No operation
Q1 Decode No operation	Q2 Read literal 'k'<7:0>, No operation	Push P stac No operat	C to F k V ion	Q4 Read literal 'k'<19:8>, Vrite to PC No operation
Q1 Decode No operation Example:	Q2 Read literal 'k'<7:0>, No operation HERE	Push P stac No operat	C to F k V ion	Q4 Read literal 'k'<19:8>, <u>Vrite to PC</u> No operation
Q1 Decode No operation Example: Before Instruct	Q2 Read literal 'k'<7:0>, No operation HERE	Push P stac No operat	C to F k V ion THERE	Q4 Read literal 'k'<19:8>, <u>Write to PC</u> No operation
Q1 Decode No operation Example: Before Instruct PC After Instructio	Q2 Read literal 'k'<7:0>, No operation HERE tion = address	Push P stac No operat CALL	C to F k V ion THERF	Q4 Read literal 'k'<19:8>, Vrite to PC No operation
Q1 Decode No operation Example: Before Instruct PC After Instructio PC	Q2 Read literal 'k'<7:0>, No operation HERE tion = address n = address	Push P stac No operat CALL S (HERE S (THER	C to F k V ion THERE	Q4 Read literal 'k'<19:8>, Vrite to PC No operation
Q1 Decode No operation Example: Before Instruct PC After Instructio PC TOS WS	Q2 Read literal 'k'<7:0>, No operation HERE tion = address = address = address	CALL CALL CALL CALL CALL CALL CALL CALL	C to F k V ion THERE) E) + 4)	Q4 Read literal 'k'<19:8>, Vrite to PC No operation

DS39977F-page 498

30.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software. 28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2