



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k80-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number		D:	D				
Pin Name	PDIP	QFN/ TQFP	туре	Туре	Description			
RD6/TX2/CK2/P1C/PSP6	29	4						
RD6			I/O	ST/ CMOS	Digital I/O.			
TX2			Ι	ST	EUSART asynchronous transmit.			
CK2			I/O	ST	EUSART synchronous clock. (See related RX2/DT2.)			
P1C			0	CMOS	Enhanced PWM1 Output C.			
PSP6			I/O	ST/ CMOS	Parallel Slave Port data.			
RD7/RX2/DT2/P1D/PSP7	30	5						
RD7			I/O	ST/ CMOS	Digital I/O.			
RX2			I	ST	EUSART asynchronous receive.			
DT2			I/O	ST	EUSART synchronous data. (See related TX2/CK2.)			
P1D			0	CMOS	Enhanced PWM1 Output D.			
PSP7			I/O	ST/ CMOS	Parallel Slave Port data.			
RE0/AN5/RD	8	25						
RE0			I/O	ST/ CMOS	Digital I/O.			
AN5			I	Analog	Analog Input 5.			
RD			I	ST	Parallel Slave Port read strobe.			
RE1/AN6/C1OUT/WR	9	26						
RE1			I/O	ST/ CMOS	Digital I/O.			
AN6			I	Analog	Analog Input 6.			
C1OUT			0	CMOS	Comparator 1 output.			
WR			I	ST	Parallel Slave Port write strobe.			
RE2/AN7/C2OUT/CS	10	27						
RE2			I/O	ST/ CMOS	Digital I/O.			
AN7			Ι	Analog	Analog Input 7.			
C2OUT			0	CMOS	Comparator 2 output.			
CS			I	ST	Parallel Slave Port chip select.			
RE3					See the MCLR/RE3 pin.			
Legend: $l^2 C^{TM} = l^2 C/SMBus input bufferCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerPower= Power$								

TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)	,

4.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate, primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCSx bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 4-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval, TCSD (Parameter 39, Table 31-11), is required between the wake event and the start of code execution. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCSx bits are not affected by the wake-up (see Figure 4-8).

4.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the SOSC oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the SOSC oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the SOSCRUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the SOSC oscillator. After an interval of TCSD following the wake event, the CPU begins executing code that is being clocked by the SOSC oscillator. The IDLEN and SCSx bits are not affected by the wake-up and the SOSC oscillator continues to run (see Figure 4-8).

FIGURE 4-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE



FIGURE 4-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



6.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy all of Bank 15 (F00h to FFFh) and the top part of Bank 14 (EF4h to EFFh).

A list of these registers is given in Table 6-1 and Table 6-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 6-1:SPECIAL FUNCTION REGISTER MAP FOR PIC18F66K80 FAMILY

Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	ECCP1AS	F9Fh	IPR1	F7Fh	EECON1	F5Fh	CM1CON ⁽⁵⁾
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	ECCP1DEL	F9Eh	PIR1	F7Eh	EECON2	F5Eh	CM2CON ⁽⁵⁾
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	CCPR1H	F9Dh	PIE1	F7Dh	SPBRGH1	F5Dh	ANCON0 ⁽⁵⁾
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	CCPR1L	F9Ch	PSTR1CON	F7Ch	SPBRGH2	F5Ch	ANCON1 ⁽⁵⁾
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	CCP1CON	F9Bh	OSCTUNE	F7Bh	SPBRG2	F5Bh	WPUB ⁽⁵⁾
FFAh	PCLATH	FDAh	FSR2H	FBAh	TXSTA2	F9Ah	REFOCON	F7Ah	RCREG2	F5Ah	IOCB ⁽⁵⁾
FF9h	PCL	FD9h	FSR2L	FB9h	BAUDCON2	F99h	CCPTMRS	F79h	TXREG2	F59h	PMD0 ⁽⁵⁾
FF8h	TBLPTRU	FD8h	STATUS	FB8h	IPR4	F98h	TRISG ⁽³⁾	F78h	IPR5	F58h	PMD1 ⁽⁵⁾
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	PIR4	F97h	TRISF ⁽³⁾	F77h	PIR5	F57h	PMD2 ⁽⁵⁾
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	PIE4	F96h	TRISE ⁽⁴⁾	F76h	PIE5	F56h	PADCFG1 ⁽⁵⁾
FF5h	TABLAT	FD5h	TOCON	FB5h	CVRCON	F95h	TRISD ⁽⁴⁾	F75h	EEADRH	F55h	CTMUCONH ⁽⁵⁾
FF4h	PRODH	FD4h	(2)	FB4h	CMSTAT	F94h	TRISC	F74h	EEADR	F54h	CTMUCONL ⁽⁵⁾
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	EEDATA	F53h	CTMUICONH ⁽⁵⁾
FF2h	INTCON	FD2h	OSCCON2	FB2h	TMR3L	F92h	TRISA	F72h	ECANCON	F52h	CCPR2H ⁽⁵⁾
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	ODCON	F71h	COMSTAT	F51h	CCPR2L ⁽⁵⁾
FF0h	INTCON3	FD0h	RCON	FB0h	T3GCON	F90h	SLRCON	F70h	CIOCON	F50h	CCP2CON ^(4,5)
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG1	F8Fh	LATG ⁽³⁾	F6Fh	CANCON	F4Fh	CCPR3H ^(4,5)
FEEh	POSTINC0 ⁽¹⁾	FCEh	TMR1L	FAEh	RCREG1	F8Eh	LATF ⁽³⁾	F6Eh	CANSTAT	F4Eh	CCPR3L ^(4,5)
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG1	F8Dh	LATE ⁽⁴⁾	F6Dh	RXB0D7	F4Dh	CCP3CON ⁽⁵⁾
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA1	F8Ch	LATD ⁽⁴⁾	F6Ch	RXB0D6	F4Ch	CCPR4H ⁽⁵⁾
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA1	F8Bh	LATC	F6Bh	RXB0D5	F4Bh	CCPR4L ⁽⁵⁾
FEAh	FSR0H	FCAh	T2CON	FAAh	T1GCON	F8Ah	LATB	F6Ah	RXB0D4	F4Ah	CCP4CON ⁽⁵⁾
FE9h	FSR0L	FC9h	SSPBUF	FA9h	PR4	F89h	LATA	F69h	RXB0D3	F49h	CCPR5H ⁽⁵⁾
FE8h	WREG	FC8h	SSPADD	FA8h	HLVDCON	F88h	T4CON	F68h	RXB0D2	F48h	CCPR5L ⁽⁵⁾
FE7h	INDF1 ⁽¹⁾	FC8h	SSPMSK	FA7h	BAUDCON1	F87h	TMR4	F67h	RXB0D1	F47h	CCP5CON ⁽⁵⁾
FE6h	POSTINC1 ⁽¹⁾	FC7h	SSPSTAT	FA6h	RCSTA2	F86h	PORTG ⁽³⁾	F66h	RXB0D0	F46h	PSPCON ^(4,5)
FE5h	POSTDEC1 ⁽¹⁾	FC6h	SSPCON1	FA5h	IPR3	F85h	PORTF ⁽³⁾	F65h	RXB0DLC	F45h	MDCON ^(3,5)
FE4h	PREINC1 ⁽¹⁾	FC5h	SSPCON2	FA4h	PIR3	F84h	PORTE	F64h	RXB0EIDL	F44h	MDSRC ^(3,5)
FE3h	PLUSW1 ⁽¹⁾	FC4h	ADRESH	FA3h	PIE3	F83h	PORTD ⁽⁴⁾	F63h	RXB0EIDH	F43h	MDCARH ^(3,5)
FE2h	FSR1H	FC3h	ADRESL	FA2h	IPR2	F82h	PORTC	F62h	RXB0SIDL	F42h	MDCARL ^(3,5)
FE1h	FSR1L	FC2h	ADCON0	FA1h	PIR2	F81h	PORTB	F61h	RXB0SIDH	F41h	_(2)
FE0h	BSR	FC1h	ADCON1	FA0h	PIE2	F80h	PORTA	F60h	RXB0CON	F40h	_(2)
_		FC0h	ADCON2			-		-		-	

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is only available on devices with 64 pins.

4: This register is not available on devices with 28 pins.

5: Addresses, E41h through F5Fh, are also used by the SFRs, but are not part of the Access RAM. To access these registers, users must always load the proper BSR value.

8.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space, but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SFRs are used to read and write to the data EEPROM, as well as the program memory. They are:

- · EECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADRH:EEADR register pair holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature, as well as from chip-to-chip. Please refer to Parameter D122 (Table 31-1 in **Section 31.0** "**Electrical Characteristics**") for exact limits.

8.1 EEADR and EEADRH Registers

The EEADRH:EEADR register pair is used to address the data EEPROM for read and write operations. EEADRH holds the two MSbs of the address; the upper 6 bits are ignored. The 10-bit range of the pair can address a memory range of 1024 bytes (00h to 3FFh).

8.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 8-1) is the control register for data and program memory access. Control bit, EEPGD, determines if the access will be to program memory or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared, when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is									
	read as '1'. This can indicate that a write									
	operation was prematurely terminated by									
	a Reset, or a write operation was									
	attempted improperly.									

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit (PIR4<6>) is
	set when the write is complete. It must be
	cleared in software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 7.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

REGISTER 10-15: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
OSCFIP		—	—	BCLIP	HLVDIP	TMR3IP	TMR3GIP
bit 7		•		•			bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	OSCFIP: Osc	illator Fail Inter	rupt Priority bit	:			
	1 = High prio	rity					
	0 = Low prior	ity					
bit 6-4	Unimplemen	ted: Read as ')'				
bit 3	BCLIP: Bus C	Collision Interru	pt Priority bit				
	1 = High prio	rity					
	0 = Low prior	ity					
bit 2	HLVDIP: High	n/Low-Voltage [Detect Interrupt	t Priority bit			
	1 = High prio	rity					
	0 = Low prior	ity					
bit 1	TMR3IP: TMF	R3 Overflow Int	errupt Priority I	oit			
	1 = High prio	rity					
	0 = Low prior	ity					
bit 0	TMR3GIP: TN	/IR3 Gate Inter	rupt Priority bit				
	1 = High prio	rity					
	0 = Low prior	ity					

Pin Name	Function	TRIS Setting	I/O	I/О Туре	Description			
RB0/AN10/C1INA	RB0	0	0	DIG	LATB<0> data output.			
FLT0/INT0		1	I	ST	PORTB<0> data input; weak pull-up when RBPU bit is cleared.			
	AN10	1	I	ANA	A/D Input Channel 10 and Comparator C1+ input. Default input configuration on POR.			
	C1INA ⁽¹⁾	1	Ι	ANA	Comparator 1 Input A.			
	FLT0	x	I	ST	Enhanced PWM Fault input for ECCPx.			
	INT0	1	Ι	ST	External Interrupt 0 input.			
RB1/AN8/C1INB/	RB1	0	0	DIG	LATB<1> data output.			
P1B/CTDIN/INT1		1	Ι	ST	PORTB<1> data input; weak pull-up when RBPU bit is cleared.			
	AN8	1	I	ANA	A/D Input Channel 8 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.			
	C1INB ⁽¹⁾	1	Ι	ANA	Comparator 1 Input B.			
	P1B ⁽¹⁾	0	0	DIG	ECCP1 PWM Output B. May be configured for tri-state during Enhanced PWM shutdown events.			
	CTDIN	1	Ι	ST	CTMU pulse delay input.			
	INT1	1	Ι	ST	External Interrupt 1 input.			
RB2/CANTX/C1OUT/	RB2	0	0	DIG	LATB<2> data output.			
P1C/CTED1/INT2		1	Ι	ST	PORTB<2> data input; weak pull-up when RBPU bit is cleared.			
	CANTX ⁽²⁾	0	0	DIG	CAN bus TX.			
	C10UT ⁽¹⁾	0	0	DIG	Comparator 1 output; takes priority over port data.			
	P1C ⁽¹⁾	0	0	DIG	ECCP1 PWM Output C. May be configured for tri-state during Enhanced PWM.			
	CTED1	x	Ι	ST	CTMU Edge 1 input.			
	INT2	1	I	ST	External Interrupt 2.			
RB3/CANRX/	RB3	0	0	DIG	LATB<3> data output.			
C2OUT/P1D/		1	Ι	ST	PORTB<3> data input; weak pull-up when RBPU bit is cleared.			
CTEDZ/INTS	CANRX ⁽²⁾	1	I	ST	CAN bus RX.			
	C2OUT ⁽¹⁾	x	Ι	ST	CTMU Edge 2 input.			
	P1D ⁽¹⁾	0	0	DIG	ECCP1 PWM Output D. May be configured for tri-state during Enhanced PWM.			
	CTED2	x	Ι	ST	CTMU Edge 2 input.			
	INT3	1	Ι	ST	External Interrupt 3 input.			

TABLE 11-3: PORTB FUNCTIONS

Legend: O = Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input; x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: This pin assignment is only available for 28-pin devices (PIC18F2XK80).

2: This is the default pin assignment for CANRX and CANTX when the CANMX Configuration bit is set.

3: This is the default pin assignment for TOCKI when the TOCKMX Configuration bit is set.

4: This is the default pin assignment for T3CKI for 28, 40 and 44-pin devices. This is the alternate pin assignment for T3CKI for 64-pin devices when T3CKMX is cleared.

REGISTER 12-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

R/W-0	R/W-x	R/W-x	U-0	R/W-x	R/W-x	R/W-x	R/W-x
MDCHODIS	MDCHPOL	MDCHSYNC	_	MDCH3 ⁽¹⁾	MDCH2 ⁽¹⁾	MDCH1 ⁽¹⁾	MDCH0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	 MDCHODIS: Modulator High Carrier Output Disable bit 1 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is disabled 0 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is enabled
bit 6	 MDCHPOL: Modulator High Carrier Polarity Select bit 1 = Selected high carrier signal is inverted 0 = Selected high carrier signal is not inverted
bit 5	 MDCHSYNC: Modulator High Carrier Synchronization Enable bit 1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the low time carrier 0 = Modulator output is not synchronized to the high time carrier signal⁽¹⁾
bit 4	Unimplemented: Read as '0'
bit 3-0	MDCH<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾ 1111-1001 = Reserved 1000 = CCP5 output (PWM Output mode only) 0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only) 0101 = CCP2 output (PWM Output mode only) 0100 = ECCP1 output (PWM Output mode only) 0011 = Reference clock module signal 0010 = MDCIN2 port pin 0001 = MDCIN1 port pin 0000 = Vss

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

REGISTER 14-1: T1CON: TIMER1 CONTROL REGISTER (CONTINUED)

- bit 1 RD16: 16-Bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Timer1 in one 16-bit operation
 - 0 = Enables register read/write of Timer1 in two 8-bit operations
- bit 0 **TMR10N:** Timer1 On bit
 - 1 = Enables Timer1
 - 0 = Stops Timer1
- **Note 1:** The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

18.4.2 CAPACITANCE CALIBRATION

There is a small amount of capacitance from the internal A/D Converter sample capacitor as well as stray capacitance from the circuit board traces and pads that affect the precision of capacitance measurements. A measurement of the stray capacitance can be taken by making sure the desired capacitance to be measured has been removed.

After removing the capacitance to be measured:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT (= 1).
- 3. Wait for a fixed delay of time, t.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.
- 6. Calculate the stray and A/D sample capacitances:

$$COFFSET = CSTRAY + CAD = (I \cdot t)/V$$

Where:

- I is known from the current source measurement step
- · t is a fixed delay
- V is measured by performing an A/D conversion

This measured value is then stored and used for calculations of time measurement or subtracted for capacitance measurement. For calibration, it is expected that the capacitance of CSTRAY + CAD is approximately known; CAD is approximately 4 pF.

An iterative process may be required to adjust the time, t, that the circuit is charged to obtain a reasonable voltage reading from the A/D Converter. The value of t may be determined by setting COFFSET to a theoretical value and solving for t. For example, if CSTRAY is theoretically calculated to be 11 pF, and V is expected to be 70% of VDD or 2.31V, t would be:

$$(4 \text{ pF} + 11 \text{ pF}) \bullet 2.31 \text{V}/0.55 \text{ }\mu\text{A}$$

or 63 µs.

See Example 18-3 for a typical routine for CTMU capacitance calibration.

18.6 Measuring Time with the CTMU Module

Time can be precisely measured after the ratio $({\rm C/I})$ is measured from the current and capacitance calibration step. To do that:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Set EDG2STAT.
- 4. Perform an A/D conversion.
- 5. Calculate the time between edges as T = (C/I) * V, where:
 - I is calculated in the current calibration step (Section 18.4.1 "Current Source Calibration")
 - C is calculated in the capacitance calibration step (Section 18.4.2 "Capacitance Calibration")
 - V is measured by performing the A/D conversion

It is assumed that the time measured is small enough that the capacitance, CAD + CEXT, provides a valid voltage to the A/D Converter. For the smallest time measurement, always set the A/D Channel Select bits CHS<4:0> (ADCON0<6:2>) to an unused A/D channel, the corresponding pin for which is not connected to any circuit board trace. This minimizes added stray capacitance, keeping the total circuit capacitance close to that of the A/D Converter itself (25 pF).

To measure longer time intervals, an external capacitor may be connected to an A/D channel and that channel selected whenever making a time measurement.

FIGURE 18-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



Di+ 7	Dit 6	Dit E	Dit 4	Dit 2	Dit 2	Dit 1	Dit 0
	BILO	ыгэ	BIL 4	ыгэ	DIL Z	DILI	BILU
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
_	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	_
		RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_
	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
EUSART1 T	ransmit Regi	ster					
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
EUSART1 E	Baud Rate Ge	enerator Regi	ster High By	te			
EUSART1 E	Baud Rate Ge	nerator Regi	ster Low Byt	е			
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
EUSART2 T	ransmit Regi	ster					
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
EUSART2 E	Baud Rate Ge	enerator Regi	ster High By	te			
EUSART2 E	Baud Rate Ge	nerator Regi	ster Low Byt	е			
CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
	Bit 7 GIE/GIEH PSPIF PSPIF PSPIP SPEN EUSART1 T CSRC ABDOVF EUSART1 E SPEN EUSART1 E SPEN EUSART2 T CSRC ABDOVF EUSART2 T CSRC ABDOVF	Bit 7Bit 6GIE/GIEHPEIE/GIELPSPIFADIFPSPIEADIPPSPIPADIPSPENRX9EUSART1RX9EUSART1RCIDLEUSART1Rate GeSPENRX9EUSART1Bud Rate GeSPENRX9EUSART1Bud Rate GeEUSART2Transmit RegiCSRCTX9ABDOVFRCIDLEUSART2Tansmit RegiCSRCTX9ABDOVFRCIDLEUSART2Bud Rate GeEUSART2Bud Rate GeEUSART2CCP5MDSSPODCCP4MD	Bit 7Bit 6Bit 5GIE/GIEHPEIE/GIELTMR0IEPSPIFADIFRC1IFPSPIEADIPRC1IPPSPIPADIPRC1IPRC2IFRC2IERC2IPSPENRX9SRENEUSART1 Transmit RegisterRXDTPCSRCTX9TXENABDOVFRCIDLRXDTPEUSART1 Baud Rate Generator RegisterSPENSPENRX9SRENEUSART2 Transmit RegisterCSRCSPENRX9SPENRX9SPENRX9SPENRX9SPENRX9SPENRX9SPENRX9SRENSRENEUSART2 Transmit RegisterCSRCTX9ABDOVFRCIDLRXDTPEUSART2 Baud Rate Generator RegisterEUSART2 Baud Rate Generator Register <td>Bit 7Bit 6Bit 5Bit 4GIE/GIEHPEIE/GIELTMR0IEINT0IEPSPIFADIFRC1IFTX1IFPSPIEADIERC1IETX1IFPSPIPADIPRC1IPTX1IP——RC2IFTX2IF——RC2IETX2IF——RC2IPTX2IPSPENRX9SRENCRENEUSART1 Transmit RegisterCSRCTX9TXENABDOVFRCIDLRXDTPTXCKPEUSART1 Baud Rate Generator Register High BytEUSART1Baud Rate Generator Register Low BytSPENRX9SRENCRENEUSART2 Transmit RegisterCRENSYNCABDOVFRCIDLRXDTPTXCKPEUSART2 Transmit RegisterSYNCABDOVFCSRCTX9SRENCRENEUSART2 Baud Rate Generator Register High BytEUSART2 Baud Rate Generator Register High BytEUSART2 Baud Rate Generator Register Low BytSYNCABDOVFRCIDLRXDTPTXCKPEUSART2 Baud Rate Generator Register High BytEUSART2 Baud Rate Generator Register Low BytCCP5MDCCP4MDCCP3MDCCP2MDSSPODCCP5ODCCP4ODCCP3OD</td> <td>Bit 7Bit 6Bit 5Bit 4Bit 3GIE/GIEHPEIE/GIELTMR0IEINT0IERBIEPSPIFADIFRC1IFTX1IFSSPIFPSPIEADIERC1IETX1IESSPIFPSPIPADIPRC1IPTX1IPSSPIPRC2IFTX2IFCTMUIFRC2IETX2IFCTMUIFRC2IETX2IPCTMUIPSPENRX9SRENCRENADDENEUSART1RX9SRENCRENADDENEUSART1 Baud Rate Generator Register Low ByteSPENRX9SRENSPENRX9SRENCRENADDENEUSART1 Baud Rate Generator Register Low ByteSPENADDENEUSART2 Transmit RegisterSYNCSENDBABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Transmit RegisterSYNCSPENRX9SRENCRENABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Baud Rate Generator Register Low ByteEUSART2 Baud Rate Generator Register Low ByteEUSART2 Baud Rate Generator Register Low ByteEUSART2 Baud Rate Generator Register Low ByteCCP5MDCCP4MDCCP3MDCCP5MDCCP4MDCCP3MDCCP5MDCCP5ODCCP4ODCCP5MDCCP50DCCP40DCCP2MDCCP20D</td> <td>Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFPSPIFADIFRC1IFTX1IFSSPIFTMR1GIFPSPIEADIERC1IETX1IESSPIETMR1GIEPSPIPADIPRC1IPTX1IPSSPIPTMR1GIPRC2IFTX2IFCTMUIFCCP2IFRC2IETX2IECTMUIPCCP2IPRC2IPTX2IPCTMUIPCCP2IPSPENRX9SRENCRENADDENFERREUSART1TX9SXPNSENDBBRGHABDOVFRCIDLRXDTPTXCKPBRG16EUSART1 Baud Rate Generator Register Low ByteSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENFERREUSART2 Tarsmit RegisterSYNCSENDBBRGHABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Tarsmit RegisterSYNCSENDBBRGHABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Baud Rate Generator Register High ByteEUSART2BUGAEUSART2 Baud Rate Generator Register Low ByteEUSART2BC16EUSART2 Baud Rate Generator Register Low ByteCCP3MDCCP1MDUART2MDSSPODCCP4MDCCP3MDCCP3ODCCP1MDUART2MD</td> <td>Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFINT0IFPSPIFADIFRC1IFTX1IFSSPIFTMR1GFTMR2IFPSPIEADIERC1IETX1IESSPIETMR1GIETMR2IEPSPIPADIPRC1IPTX1IPSSPIPTMR1GIPTMR2IPRC2IFTX2IFCTMUIFCCP2IFCCP1IFRC2IETX2IPCTMUIPCCP2IPCCP1IPRC2IPTX2IPCTMUIPCCP2IPCCP1IPRC2IPTX2IPCTMUIPCCP2IPCCP1IPRC2IPTX2IPCTMUIPCCP2IPCCP1IPRC2IPTX2IPCTMUIPCCP2IPCCP1IPSPENRX9SRENCRENADDENFERROERREUSART1 Transmit RegisterSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART2 Transmit RegisterSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART2 Baud Rate Generator Register High ByteEUSART2WUEEUSART2WUEEUSART2 Baud Rate Generator Register Low ByteEUSART2CCP30DCCP10DUART1MDSSPODCC950DCC930DCC930DCCP20DCCP10DU20D</td>	Bit 7Bit 6Bit 5Bit 4GIE/GIEHPEIE/GIELTMR0IEINT0IEPSPIFADIFRC1IFTX1IFPSPIEADIERC1IETX1IFPSPIPADIPRC1IPTX1IP——RC2IFTX2IF——RC2IETX2IF——RC2IPTX2IPSPENRX9SRENCRENEUSART1 Transmit RegisterCSRCTX9TXENABDOVFRCIDLRXDTPTXCKPEUSART1 Baud Rate Generator Register High BytEUSART1Baud Rate Generator Register Low BytSPENRX9SRENCRENEUSART2 Transmit RegisterCRENSYNCABDOVFRCIDLRXDTPTXCKPEUSART2 Transmit RegisterSYNCABDOVFCSRCTX9SRENCRENEUSART2 Baud Rate Generator Register High BytEUSART2 Baud Rate Generator Register High BytEUSART2 Baud Rate Generator Register Low BytSYNCABDOVFRCIDLRXDTPTXCKPEUSART2 Baud Rate Generator Register High BytEUSART2 Baud Rate Generator Register Low BytCCP5MDCCP4MDCCP3MDCCP2MDSSPODCCP5ODCCP4ODCCP3OD	Bit 7Bit 6Bit 5Bit 4Bit 3GIE/GIEHPEIE/GIELTMR0IEINT0IERBIEPSPIFADIFRC1IFTX1IFSSPIFPSPIEADIERC1IETX1IESSPIFPSPIPADIPRC1IPTX1IPSSPIPRC2IFTX2IFCTMUIFRC2IETX2IFCTMUIFRC2IETX2IPCTMUIPSPENRX9SRENCRENADDENEUSART1RX9SRENCRENADDENEUSART1 Baud Rate Generator Register Low ByteSPENRX9SRENSPENRX9SRENCRENADDENEUSART1 Baud Rate Generator Register Low ByteSPENADDENEUSART2 Transmit RegisterSYNCSENDBABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Transmit RegisterSYNCSPENRX9SRENCRENABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Baud Rate Generator Register Low ByteEUSART2 Baud Rate Generator Register Low ByteEUSART2 Baud Rate Generator Register Low ByteEUSART2 Baud Rate Generator Register Low ByteCCP5MDCCP4MDCCP3MDCCP5MDCCP4MDCCP3MDCCP5MDCCP5ODCCP4ODCCP5MDCCP50DCCP40DCCP2MDCCP20D	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFPSPIFADIFRC1IFTX1IFSSPIFTMR1GIFPSPIEADIERC1IETX1IESSPIETMR1GIEPSPIPADIPRC1IPTX1IPSSPIPTMR1GIPRC2IFTX2IFCTMUIFCCP2IFRC2IETX2IECTMUIPCCP2IPRC2IPTX2IPCTMUIPCCP2IPSPENRX9SRENCRENADDENFERREUSART1TX9SXPNSENDBBRGHABDOVFRCIDLRXDTPTXCKPBRG16EUSART1 Baud Rate Generator Register Low ByteSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENFERREUSART2 Tarsmit RegisterSYNCSENDBBRGHABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Tarsmit RegisterSYNCSENDBBRGHABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Baud Rate Generator Register High ByteEUSART2BUGAEUSART2 Baud Rate Generator Register Low ByteEUSART2BC16EUSART2 Baud Rate Generator Register Low ByteCCP3MDCCP1MDUART2MDSSPODCCP4MDCCP3MDCCP3ODCCP1MDUART2MD	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFINT0IFPSPIFADIFRC1IFTX1IFSSPIFTMR1GFTMR2IFPSPIEADIERC1IETX1IESSPIETMR1GIETMR2IEPSPIPADIPRC1IPTX1IPSSPIPTMR1GIPTMR2IPRC2IFTX2IFCTMUIFCCP2IFCCP1IFRC2IETX2IPCTMUIPCCP2IPCCP1IPRC2IPTX2IPCTMUIPCCP2IPCCP1IPRC2IPTX2IPCTMUIPCCP2IPCCP1IPRC2IPTX2IPCTMUIPCCP2IPCCP1IPRC2IPTX2IPCTMUIPCCP2IPCCP1IPSPENRX9SRENCRENADDENFERROERREUSART1 Transmit RegisterSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART2 Transmit RegisterSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART2 Baud Rate Generator Register High ByteEUSART2WUEEUSART2WUEEUSART2 Baud Rate Generator Register Low ByteEUSART2CCP30DCCP10DUART1MDSSPODCC950DCC930DCC930DCCP20DCCP10DU20D

TABLE 22-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

22.3.2 EUSARTx ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 22-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, RCxIE.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. Enable the reception by setting bit, CREN.
- Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set.
- Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREGx register.
- 9. If any error occurred, clear the error by clearing enable bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

22.3.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.



REGISTER 23-4: ADRESH: A/D RESULT HIGH BYTE REGISTER, LEFT JUSTIFIED (ADFM = 0)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES11	ADRES10	ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4
bit 7							

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 ADRES<11:4>: A/D Result High Byte bits

REGISTER 23-5: ADRESL: A/D RESULT LOW BYTE REGISTER, LEFT JUSTIFIED (ADFM = 0)

R/W-x	R/W-x	R/W-x	R/W-x	U-x	U-x	U-x	U-x
ADRES3	ADRES2	ADRES1	ADRES0	ADSGN3	ADSGN2	ADSGN1	ADSGN0
bit 7							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ADSGN<3:0>: A/D Result Sign bits

1 = A/D result is negative

0 = A/D result is positive

REGISTER 23-6: ADRESH: A/D RESULT HIGH BYTE REGISTER, RIGHT JUSTIFIED (ADFM = 1)

U-x	U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x
ADSGN7	ADSGN6	ADSGN5	ADSGN4	ADRES11	ADRES10	ADRES9	ADRES8
bit 7							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 ADSGN<7:4>: A/D Result Sign bits 1 = A/D result is negative 0 = A/D result is positive

bit 3-0 ADRES<11:8>: A/D Result High Byte bits

bit 3-0

REGISTER 28-3: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	BORPWR1 ⁽¹⁾	BORPWR0 ⁽¹⁾	BORV1 ⁽¹⁾	BORV0 ⁽¹⁾	BOREN1 ⁽²⁾	BOREN0 ⁽²⁾	PWRTEN ⁽²⁾
bit 7 bit							

Legend:	P = Programmable bit				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	Unimplemented: Read as '0'
bit 6-5	BORPWR<1:0>: BORMV Power-Level bits ⁽¹⁾
	 11 = ZPBORVMV instead of BORMV is selected 10 = BORMV is set to a high-power level 01 = BORMV is set to a medium power level 00 = BORMV is set to a low-power level
bit 4-3	BORV<1:0>: Brown-out Reset Voltage bits ⁽¹⁾
	11 = BVDD is set to 1.8V 10 = BVDD is set to 2.0V 01 = BVDD is set to 2.7V 00 = BVDD is set to 3.0V
bit 2-1	BOREN<1:0>: Brown-out Reset Enable bits ⁽²⁾
	 11 = Brown-out Reset is enabled in hardware only (SBOREN is disabled) 10 = Brown-out Reset is enabled in hardware only and disabled in Sleep mode (SBOREN is disabled) 01 = Brown-out Reset is enabled and controlled by software (SBOREN is enabled) 00 = Brown-out Reset is disabled in hardware and software
bit 0	PWRTEN: Power-up Timer Enable bit ⁽²⁾
	1 = PWRT disabled 0 = PWRT enabled
Note 1:	For the specifications, see Section 31.1 "DC Characteristics: Supply Voltage PIC18F66K80 Family (Industrial/Extended)".

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

BNC		BNN				
Synta	ax:	BNC n				Syntax
Oper	ands:	-128 ≤ n ≤ 1	127			Operan
Oper	ation:	if Carry bit i (PC) + 2 + 2	s '0', 2n → PC			Operati
Statu	is Affected:	None				Status
Enco	oding:	1110	0011	nnnn	nnnn	Encodi
Desc	cription:	If the Carry will branch.	bit is '0', f	then the	e program	Descrip
		The 2's con added to the incrementer instruction, PC + 2 + 2r two-cycle in	nplement e PC. Sind d to fetch the new a n. This ins instruction.	number ce the P the nex iddress truction	; '2n', is 'C will have t will be is then a	
Word	ls:	1				Words:
Cycle	es:	1(2)				Cycles:
Q C If Ju	ycle Activity: Imp:					Q Cyc If Jum
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Proces Data	s	Write to PC	
	No	No	No		No	
	operation	operation	operatio	on c	operation	
If No	o Jump:					lf No J
	Q1	Q2	Q3		Q4	
	Decode	Read literal	Proces	s	No	
		'n'	Data	C	peration	J L
<u>Exar</u>	nple:	HERE	BNC J	ump		Examp
	Before Instruc	tion				Be
	PC After Instruction	= ad	dress (H	ERE)		۸ 4
	If Carry	= 0.				AI
	PC	= ad	dress (J	ump)		
	If Carry PC	= 1; = ad	dress (H	ERE +	2)	

BNN		Branch	Branch if Not Negative						
Synta	ax:	BNN	BNN n						
Oper	ands:	-128 ≤ I	-128 < n < 127						
Operation:		if Nega (PC) + :	if Negative bit is '0', (PC) + 2 + 2n \rightarrow PC						
Statu	s Affected:	None							
Enco	oding:	1110)	0111	nnr	ın	nnnn		
Desc	cription:	If the N program	egat n wil	ive bit is I branch	'0', th	en t	he		
		The 2's added t increme instruct PC + 2 two-cyc	The 2's complement number, '2n', is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.						
Words:		1	1						
Cycles:		1(2)	1(2)						
Q C If Ju	ycle Activity: imp:								
	Q1	Q2		Q3	;		Q4		
	Decode	Read lite 'n'	ral	Process Data		V	/rite to PC		
	No	No		No		No			
	operation	operatio	n	operat	ion	ор	eration		
lf No	o Jump:								
	Q1	Q2		Q3	6		Q4		
	Decode	Read lite	ral	Proce	SS		No		
		ʻn'		Data	a	ор	eration		
<u>Exan</u>	nple:	HERE		BNN	Jump				
Before Instruction									
PC		=	ade	dress (HERE)				
	After Instructio	on –	<u>.</u> .						
	PC	/e =	u; ado	dress ()	Jump)				
	If Negativ	/e =	1;	(·		_			
	PC	=	add	uess ()	HERE	+ 2	:)		

SLEEP	EP Enter Sleep Mode					
Syntax:	SLEEP					
Operands:	None					
Operation:	$\begin{array}{l} 00h \rightarrow WE \\ 0 \rightarrow WDT \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ postscaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$				
Status Affected:	TO, PD					
Encoding:	0000	0000 000	00 0011			
Description:	The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. The Watchdog Timer and its postscaler are cleared.					
	The processor is put into Sleep mode with the oscillator stopped.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	No	Process	Go to			
	operation	Dala	Sleep			
Example:	Example: SLEEP					
Before Instruction $ \frac{TO}{PD} = ? $ $ \frac{FD}{PD} = ? $ After Instruction $ \frac{TO}{TO} = 1 + 1 $						
$\overline{PD} = 0$ ' † If WDT causes wake-up, this bit is cleared.						

	Subtract f from W with Borrow			
Syntax:	SUBFWB	f {,d {,a}}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	(W) - (f) - (0)	$\overline{C}) \rightarrow dest$		
Status Affected:	N, OV, C, D	C, Z		
Encoding:	0101 01da ffff ffff			
Description:	Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default).			
	If 'a' is '0', th 'a' is '1', the GPR bank.	e Access Bank BSR is used to	is selected. If select the	
	If 'a' is '0' ar set is enable Indexed Lite whenever f Section 29. Bit-Orientee Literal Offs	ad the extended ad, this instruction ral Offset Addro ≤ 95 (5Fh). See 2.3 "Byte-Orie d Instructions et Mode" for de	l instruction on operates in essing mode inted and in Indexed etails.	
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'f'	Process Data	Write to destination	
Example 1	CIIDEWD	BEC 1 0	destination	
Example 1: Before Instruct	SUBFWB	REG, 1, 0	destinution	
Example 1: Before Instruc REG	SUBFWB tion = 3	REG, 1, 0		
Example 1: Before Instruct REG W C	SUBFWB etion = 3 = 2 = 1	REG, 1, 0	destination	
Example 1: Before Instruct REG W C After Instruction	SUBFWB tion = 3 = 2 = 1 on	REG, 1, 0		
Example 1: Before Instruct W C After Instruction REG W	SUBFWB stion = 3 = 2 = 1 on = FF = 2	REG, 1, 0		
Example 1: Before Instruct W C After Instruction REG W C	SUBFWB = 3 = 2 = 1 on = FF = 2 = 0	REG, 1, 0		
Example 1: Before Instruct W C After Instruction REG W C Z N	SUBFWB ition = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1	REG, 1, 0		
Example 1: Before Instruct REG W C After Instructio REG W C Z N Example 2:	SUBFWB tion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1 ; SUBFWB	REG, 1, 0	ve	
Example 1: Before Instruct REG W C After Instruction REG W C Z N Example 2: Before Instruct	SUBFWB etion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 0 = 1; SUBFWB etion	REG, 1, 0 result is negativ REG, 0, 0	/e	
Example 1: Before Instruct REG W C After Instruction REG W C Z N Example 2: Before Instruct REG	SUBFWB etion = 2 = 1 on = FF = 2 = 0 = 0 = 1 ; SUBFWB etion = 2	REG, 1, 0	ve	
Example 1: Before Instruct W C After Instruction REG W C Z N <u>Example 2:</u> Before Instruct REG W C	SUBFWB tion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; SUBFWB tion = 2 = 1; = 2 = 1 = 1 = 2 = 1 = 0 = 0 = 0 = 0 = 1 = 2 = 1 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	REG, 1, 0	ve	
Example 1: Before Instruct REG W C After Instruction REG W Example 2: Before Instruct REG W C After Instruction	SUBFWB tion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; SUBFWB tion = 2 = 5 = 1 on	REG, 1, 0	/e	
Example 1: Before Instruct REG W C After Instruction REG W Example 2: Before Instruct REG W C After Instruction REG W	SUBFWB ition = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 0 = 1 ; SUBFWB ition = 2 = 1 on = 2 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 1 ; SUBFWB	REG, 1, 0	/e	
Example 1: Before Instruct REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C	SUBFWB tion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; SUBFWB tion = 2 = 1 on = 2 = 1 on = 1 = 2 = 0 = 1; SUBFWB tion = 2 = 0 = 1 = 0 = 1 = 0 = 1 = 0 = 0 = 1 = 1 = 0 = 1 = 1 = 0 = 1 = 1 = 0 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1	REG, 1, 0	ve	
Example 1: Before Instruct REG W C After Instruction REG W C Example 2: Before Instruct REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C	$\begin{array}{r} \text{SUBFWB} \\ \text{stion} \\ = & 3 \\ = & 2 \\ = & 1 \\ \text{on} \\ = & \text{FF} \\ = & 2 \\ = & 0 \\ = & 0 \\ = & 0 \\ = & 0 \\ = & 1 \\ \text{SUBFWB} \\ \text{stion} \\ = & 2 \\ = & 1 \\ \text{on} \\ = & 2 \\ = & 3 \\ = & 1 \\ = & 0$	REG, 1, 0	ve	
Example 1: Before Instruct W C After Instruction REG W C Z N Example 2: Before Instruction REG W C After Instruction REG W C S After Instruction REG W C S After Instruction REG W C S After Instruction REG S S S S S S S S S S S S S S S S S S S	SUBFWB stion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; SUBFWB stion = 2 = 5 = 1 on = 2 = 0; SUBFWB	REG, 1, 0 result is negative REG, 0, 0	ve	
Example 1: Before Instruct REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C After Instruction REG W C Example 3: Before Instruction	SUBFWB tion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; SUBFWB tion = 2 = 5 = 1 on = 2 = 0 ; SUBFWB tion = 0; SUBFWB	REG, 1, 0 result is negativ REG, 0, 0	ve e	
Example 1: Before Instruct REG W C After Instruction REG W C Z N Example 2: Before Instruction REG W C Z After Instruction REG W C Z N Example 3: Before Instruction REG	SUBFWB tion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 0 = 1; SUBFWB tion = 2 = 3 = 1 on = 2 = 0; SUBFWB tion = 0; SUBFWB tion	REG, 1, 0 result is negativ REG, 0, 0	ve	
Example 1: Before Instruct REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C Z N	$\begin{array}{rcrcccccccccccccccccccccccccccccccccc$	REG, 1, 0 result is negativ REG, 0, 0	ve	
Example 1: Before Instruct REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction REG W C	SUBFWB tion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; SUBFWB tion = 2 = 5 = 1 on = 2 = 0; SUBFWB tion = 2 = 0; SUBFWB tion = 2 = 0; SUBFWB tion = 1; = 2 = 0; = 0; SUBFWB tion = 1; = 0; = 0;	REG, 1, 0 result is negativ REG, 0, 0 result is positiv REG, 1, 0	ve	
Example 1: Before Instruct REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction REG W C After Instruction REG W C Z N	$\begin{array}{rcrr} & & & & \\ & & & & \\ \text{stion} & & & & \\ & & & & \\ & & & & \\ & & & & $	result is negative REG, 0, 0	/e e	
Example 1: Before Instruction REG W C After Instruction REG W C Example 2: Before Instruction REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction REG W C C After Instruction REG W C C C Z N	$\begin{array}{rcrr} & \text{SUBFWB} \\ \text{stion} & = & 3 \\ & = & 2 \\ & = & 1 \\ \text{on} & = & FF \\ & = & 2 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ \text{subFWB} \\ \text{stion} & = & 2 \\ & = & 1 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 0 \\ & = & 1 \\ & \text{subFWB} \end{array}$	REG, 1, 0	ve e	

29.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	Add Literal to FSR					
Synta	ax:	ADDFSR	f, k				
Oper	ands:	$0 \le k \le 63$	$0 \leq k \leq 63$				
		f ∈ [0, 1,	2]				
Oper	ation:	FSR(f) + I	$FSR(f) + k \rightarrow FSR(f)$				
Statu	s Affected:	None	None				
Enco	ding:	1110	1110 1000 ffkk kkkk				
Desc	ription:	The 6-bit contents of	The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.				
Words: 1							
Cycles: 1							
Q Cycle Activity:							
	Q1	Q2	Q3			Q4	
	Decode	Read	Proces	ss	W	/rite to	
		literal 'k'	Data		Data FS		FSR

Example: ADDFSR 2, 23h

Before Instru	ction	
FSR2	=	03FFh
After Instruct		
FSR2	=	0422h

ADD	ULNK	Add Literal to FSR2 and Return				
Synta	ax:	ADDULN	ADDULNK k			
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$			
Oper	ation:	FSR2 + k	\rightarrow FSR2	,		
		$(TOS) \rightarrow I$	PC			
Statu	s Affected:	None				
Enco	ding:	1110	1000	11kk	kkkk	
Desc	ription:	The 6-bit I contents o executed I TOS.	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS.			
		The instru execute; a the second	The instruction takes two cycles to execute; a NOP is performed during the second cycle.			
		This may l case of the where f = only on FS	This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.			
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity:					
Q1		Q2	Q3		Q4	
	Decode	Read literal 'k'	Proces Data	SS	Write to FSR	
	No	No	No		No	
	Operation	Operation	Operat	ion C	peration	
<u>Exan</u>	Example: ADDULNK 23h					

Before Instruction FSR2 = 03FFh PC = 0100h After Instruction FSR2 = 0422h PC = (TOS)	imple:	Al	DDULNK 2	2
FSR2 = 03FFh PC = 0100h After Instruction FSR2 = 0422h PC = (TOS)	Before Instru	ction		
PC = 0100h After Instruction FSR2 = 0422h PC = (TOS)	FSR2	=	03FFh	
After Instruction FSR2 = 0422h PC = (TOS)	PC	=	0100h	
FSR2 = 0422h PC = (TOS)	After Instructi	on		
PC = (TOS)	FSR2	=	0422h	
, ,	PC	=	(TOS)	

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

30.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

31.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on MCLR with respect to Vss	0.3V to 9.0V
Voltage on any digital only I/O pin with respect to Vss (except VDD)	0.3V to 7.5V
Voltage on any combined digital and analog pin with respect to Vss (except VDD and MCLR)0.	.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss (PIC18F66K80)	0.3V to 7.5V
Voltage on VDD with respect to Vss (PIC18LF66K80)	0.3V to 3.66V
Total power dissipation (Note 1)	1W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iık (Vı < 0 or Vı > VDD)	±20 mA
Output clamp current, Iok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by PORTA<7:6> and any PORTB and PORTC I/O pins	25 mA
Maximum output current sunk by any PORTD and PORTE I/O pins	8 mA
Maximum output current sunk by PORTA<5:0> and any PORTF and PORTG I/O pins	2 mA
Maximum output current sourced by PORTA<7:6> and any PORTB and PORTC I/O pins	25 mA
Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins	8 mA
Maximum output current sourced by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins	2 mA
Maximum current sunk by all ports combined	200 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $- \sum$ IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOL x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
130	Tad	A/D Clock Period	0.8	12.5 ⁽¹⁾	μS	Tosc based, VREF \geq 3.0V
			1.4	25 ⁽¹⁾	μS	VDD = 3.0V; TOSC based, VREF full range
				1	μS	A/D RC mode
				3	μS	VDD = 3.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) ⁽²⁾	14	15	Tad	
132	TACQ	Acquisition Time ⁽³⁾	1.4	_	μS	-40°C to +125°C
135	Tswc	Switching Time from Convert \rightarrow Sample		(Note 4)		
TBD	TDIS	Discharge Time	0.2	_	μS	-40°C to +125°C

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50 Ω .

4: On the following cycle of the device clock.