

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f45k80-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number		Pin	Buffer			
Pin Name	PDIP	QFN/ TQFP	Ріп Туре	Туре	Description		
MCLR/RE3	1	18					
MCLR			Ι	ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.		
RE3			Ι	ST	General purpose, input only pin.		
OSC1/CLKIN/RA7	13	30					
OSC1			I	ST	Oscillator crystal input.		
CLKIN			Ι	CMOS	External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)		
RA7			I/O	ST/ CMOS	General purpose I/O pin.		
OSC2/CLKOUT/RA6	14	31					
OSC2			0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
CLKOUT			0	—	In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
RA6			I/O	ST/ CMOS	General purpose I/O pin.		

#### **TABLE 1-5:** PIC18F4XK80 PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels

= Input L

= Power Р

Analog = Analog input = Output

0

TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (	CONTINUED)	

	Pin Number		- Pin Buffe	Buffer				
Pin Name	PDIP	QFN/ TQFP	Туре		Description			
RC7/CANRX/RX1/DT1/ CCP4	26	1						
RC7			I/O	ST/ CMOS	Digital I/O.			
CANRX			Ι	ST	CAN bus RX.			
RX1			I	ST	EUSART asynchronous receive.			
DT1			I/O	ST	EUSART synchronous data. (See related TX2/CK2.)			
CCP4			I/O	ST	Capture 4 input/Compare 4 output/PWM4 output.			
<b>Legend:</b> $I^2C^{TM} = I^2C/SM$					CMOS = CMOS compatible input or output			
ST = Schmit	t Trigge	r input v	vith CN	10S level	5 5 1			
I = Input					O = Output			

Ρ

= Power

© 2010-2012 Microchip Technology Inc.

Pin Name	Pin Num	Pin Type	Buffer Type	Description
				PORTA is a bidirectional I/O port.
RA0/CVref/AN0/ ULPWU	29			
RA0		I/O	ST/ CMOS	General purpose I/O pin.
CVREF		0	Analog	Comparator reference voltage output.
AN0		I	Analog	Analog Input 0.
ULPWU		Ι	Analog	Ultra Low-Power Wake-up input.
RA1/AN1/C1INC	30			
RA1		I/O	ST/ CMOS	Digital I/O.
AN1		Ι	Analog	Analog Input 1.
C1INC		Ι	Analog	Comparator 1 Input C.
RA2/VREF-/AN2/C2INC	31		_	
RA2		I/O	ST/ CMOS	Digital I/O.
VREF-		Ι	Analog	A/D reference voltage (low) input.
AN2		Ι	Analog	Analog Input 2.
C2INC		I	Analog	Comparator 2 Input C.
RA3/VREF+/AN3	32			
RA3		I/O	ST/ CMOS	Digital I/O.
VREF+		Ι	Analog	A/D reference voltage (high) input.
AN3		Ι	Analog	Analog Input 3.
RA5/AN4/HLVDIN/ T1CKI/SS	34			
RA5		I/O	ST/ CMOS	Digital I/O.
AN4		Ι	Analog	Analog Input 4.
HLVDIN		Ι	Analog	High/Low-Voltage Detect input.
T1CKI		Ι	ST	Timer1 clock input.
SS		I	ST	SPI slave select input.

#### **TABLE 1-6:** PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)

= Schmitt Trigger input with CMOS levels ST

Analog = Analog input O = Output

= Input L Ρ

= Power

### 3.2 Control Registers

The OSCCON register (Register 3-1) controls the main aspects of the device clock's operation. It selects the oscillator type to be used, which of the power-managed modes to invoke and the output frequency of the INTOSC source. It also provides status on the oscillators.

The OSCTUNE register (Register 3-3) controls the tuning and operation of the internal oscillator block. It also implements the PLLEN bit which controls the operation of the Phase Locked Loop (PLL) (see Section 3.5.3 "PLL Frequency Multiplier").

### REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-1	R/W-1	R/W-0	R <sup>(1)</sup>	R-0	R/W-0	R/W-0
IDLEN	IRCF2 <sup>(2)</sup>	IRCF1 <sup>(2)</sup>	IRCF0 <sup>(2)</sup>	OSTS	HFIOFS	SCS1 <sup>(4)</sup>	SCS0 <sup>(4)</sup>
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IDLEN: Idle Enable bit
	1 = Device enters an Idle mode when a SLEEP instruction is executed
	0 = Device enters Sleep mode when a SLEEP instruction is executed
bit 6-4	IRCF<2:0>: Internal Oscillator Frequency Select bits <sup>(2)</sup>
	111 = HF-INTOSC output frequency is used (16 MHz)
	110 = HF-INTOSC/2 output frequency is used (8 MHz, default)
	101 = HF-INTOSC/4 output frequency is used (4 MHz) 100 = HF-INTOSC/8 output frequency is used (2 MHz)
	011 = HF-INTOSC/16 output frequency is used (1 MHz)
	If INTSRC = $\underline{0}$ and MFIOSEL = $\underline{0}$ : <sup>(3,5)</sup>
	010 = HF-INTOSC/32 output frequency is used (500 kHz)
	001 = HF-INTOSC/64 output frequency is used (250 kHz)
	000 = LF-INTOSC output frequency is used (31.25 kHz) <sup>(6)</sup>
	If INTSRC = 1 and MFIOSEL = 0: <sup>(3,5)</sup>
	010 = HF-INTOSC/32 output frequency is used (500 kHz)
	001 = HF-INTOSC/64 output frequency is used (250 kHz)
	000 = HF-INTOSC/512 output frequency is used (31.25 kHz)
	$\frac{\text{If INTSRC} = 0 \text{ and MFIOSEL} = 1.(3,5)}{100 \text{ For a structure result of the structure results}}$
	010 = MF-INTOSC output frequency is used (500 kHz) 001 = MF-INTOSC/2 output frequency is used (250 kHz)
	001 = IK - IK + 1000  / 2  output frequency is used (230 kHz) $000 = \text{LF-INTOSC output frequency is used (31.25 kHz)^{(6)}$
	If INTSRC = 1 and MFIOSEL = $1:^{(3,5)}$
	010 = MF-INTOSC output frequency is used (500 kHz)
	001 = MF-INTOSC/2 output frequency is used (250 kHz)
	000 = MF-INTOSC/16 output frequency is used (31.25 kHz)
bit 3	OSTS: Oscillator Start-up Timer Time-out Status bit <sup>(1)</sup>
	<ul> <li>1 = Oscillator Start-up Timer (OST) time-out has expired; primary oscillator is running, as defined by FOSC&lt;3:0&gt;</li> </ul>
	0 = Oscillator Start-up Timer (OST) time-out is running; primary oscillator is not ready – device is
	running from internal oscillator (HF-INTOSC, MF-INTOSC or LF-INTOSC)
Note 1:	The Reset state depends on the state of the IESO Configuration bit (CONFIG1H<7>).
2:	Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks.
3:	The source is selected by the INTSRC bit (OSCTUNE<7>).
3. 4:	Modifying these bits will cause an immediate clock source switch.
4: 5:	INTSRC = OSCTUNE<7> and MFIOSEL = OSCCON2<0>.
6:	This is the lowest power option for an internal source.

### 8.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available after one instruction cycle, in the EEDATA register. It can be read after one NOP instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation).

The basic process is shown in Example 8-1.

### 8.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 8-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt or poll this bit; EEIF must be cleared by software.

### 8.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

Note:	Self-write execution to Flash and
	EEPROM memory cannot be done while
	running in LP Oscillator (low-power)
	mode. Executing a self-write will put the
	device into High-Power mode.

### 14.2 Timer1 Operation

The Timer1 module is an 8 or 16-bit incrementing counter that is accessed through the TMR1H:TMR1L register pair.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter. It increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively.

When SOSC is selected as Crystal mode (by the SOSCSELx bits), the RC1/SOSCI and RC0/SOSCO/ SCLKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

### 14.3 Clock Source Selection

The TMR1CS<1:0> and SOSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 14-1 displays the clock source selections.

### 14.3.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

### 14.3.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input, T1CKI. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external, 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

Note:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
	<ul> <li>Timer1 is enabled after POR Reset</li> <li>Write to TMR1H or TMR1L</li> <li>Timer1 is disabled</li> <li>Timer1 is disabled (TMR1ON = 0)</li> </ul>

When T1CKI is high, Timer1 is enabled (TMR1ON = 1) when T1CKI is low.

TMR1CS1	TMR1CS0	SOSCEN	Clock Source
0	1	x	Clock Source (Fosc)
0	0	х	Instruction Clock (Fosc/4)
1	0	0	External Clock on T1CKI Pin
1	0	1	Oscillator Circuit on SOSCI/SOSCO Pins

### TABLE 14-1: TIMER1 CLOCK SOURCE SELECTION

### 14.8.3 TIMER1 GATE TOGGLE MODE


When Timer1 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. (For timing details, see Figure 14-5.)

### FIGURE 14-5: TIMER1 GATE TOGGLE MODE

The T1GVAL bit (T1GCON<2>) indicates when the Toggled mode is active and the timer is counting.

The Timer1 Gate Toggle mode is enabled by setting the T1GTM bit (T1GCON<5>). When T1GTM is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.



### REGISTER 16-3: OSCCON2: OSCILLATOR CONTROL REGISTER 2

U-0	R-0	U-0	RW-1	R/W-0	U-0	R-x	R/W-0
_	SOSCRUN	_	SOSCDRV <sup>(1)</sup>	SOSCGO	—	MFIOFS	MFIOSEL
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	SOSCRUN: SOSC Run Status bit
	1 = System clock comes from a secondary SOSC
	0 = System clock comes from an oscillator other than SOSC
bit 5	Unimplemented: Read as '0'
bit 4	SOSCDRV: Secondary Oscillator Drive Control bit <sup>(1)</sup>
	1 = High-power SOSC circuit selected
	0 = Low/high-power select is done via the SOSCSEL<1:0> Configuration bits
bit 3	SOSCGO: Oscillator Start Control bit
	1 = Oscillator is running even if no other sources are requesting it
	<ul> <li>0 = Oscillator is shut off if no other sources are requesting it (When the SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.)</li> </ul>
bit 2	Unimplemented: Read as '0'
bit 1	MFIOFS: MF-INTOSC Frequency Stable bit
	1 = MF-INTOSC is stable
	0 = MF-INTOSC is not stable
bit 0	MFIOSEL: MF-INTOSC Select bit
	1 = MF-INTOSC is used in place of HF-INTOSC frequencies of 500 kHz, 250 kHz and 31.25 kHz

- 0 = MF-INTOSC is not used
- **Note 1:** When SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.

A shutdown condition is indicated by the ECCP1ASE (Auto-Shutdown Event Status) bit (ECCP1AS<7>). If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

- The ECCP1ASE bit is set to '1'. The ECCP1ASE will remain set until cleared in firmware or an auto-restart occurs. (See Section 20.4.5 "Auto-Restart Mode".)
- The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs (P1A/P1C) and (P1B/P1D). The state of each pin pair is determined by the PSS1ACx and PSS1BDx bits (ECCP1AS<3:2> and <1:0>, respectively).

Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

### REGISTER 20-3: ECCP1AS: ECCP1 AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCP1ASE	ECCP1AS2	ECCP1AS1	ECCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0
bit 7							bit 0

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	ECCP1ASE: ECCP Auto-Shutdown Event Status bit
	<ul> <li>1 = A shutdown event has occurred; ECCP outputs are in a shutdown state</li> <li>0 = ECCP outputs are operating</li> </ul>
bit 6-4	ECCP1AS<2:0>: ECCP Auto-Shutdown Source Select bits
	000 = Auto-shutdown is disabled
	001 = Comparator C1OUT output is high
	010 = Comparator C2OUT output is high
	011 = Either Comparator C1OUT or C2OUT is high
	100 = VIL on FLT0 pin
	101 = VIL on FLT0 pin or Comparator C1OUT output is high 110 = VIL on FLT0 pin or Comparator C2OUT output is high
	111 = VIL on FLT0 pin or Comparator C10UT or Comparator C20UT is high
bit 3-2	<b>PSS1AC&lt;1:0&gt;:</b> P1A and P1C Pins Shutdown State Control bits
	00 = Drive pins, P1A and P1C, to '0'
	01 = Drive pins, P1A and P1C, to '1'
	1x = Pins, P1A and P1C, tri-state
bit 1-0	PSS1BD<1:0>: P1B and P1D Pins Shutdown State Control bits
	00 = Drive pins, P1B and P1D, to '0'
	01 = Drive pins, P1B and P1D, to '1'
	1x = Pins, P1B and P1D, tri-state
Note 1:	The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is
	present, the auto-shutdown will persist.
2:	Writing to the ECCP1ASE bit is disabled while an auto-shutdown condition persists.
3:	Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.

s


After the A/D module has been configured as desired, the selected channel must be acquired before the conversion can start. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 23.3 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

To do an A/D conversion, follow these steps:

- 1. Configure the A/D module:
  - Configure the required A/D pins as analog pins (ANCON0 and ANCON1)
  - Set the voltage reference (ADCON1)
  - Select the A/D positive and negative input channels (ADCON0 and ADCON1)
  - Select the A/D acquisition time (ADCON2)
  - Select the A/D conversion clock (ADCON2)
  - Turn on the A/D module (ADCON0)
- FIGURE 23-5: ANALOG INPUT MODEL

- 2. Configure the A/D interrupt (if desired):
  - Clear the ADIF bit (PIR1<6>)
  - Set the ADIE bit (PIE1<6>)
  - Set the GIE bit (INTCON<7>)
- 3. Wait the required acquisition time (if required).
- 4. Start the conversion:
  - Set the GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
  Polling for the GO/DONE bit to be cleared OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL) and, if required, clear bit, ADIF.
- 7. For the next conversion, begin with Step 1 or 2, as required.

The A/D conversion time per bit is defined as TAD. Before the next acquisition starts, a minimum wait of 2 TAD is required.



## REGISTER 27-24:BnSIDH: TX/RX BUFFER 'n' STANDARD IDENTIFIER REGISTERS,<br/>HIGH BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7 bit							
Legend:							
Legend: R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	

bit 7-0 **SID<10:3>:** Standard Identifier bits (if EXIDE (BnSIDL<3>) = 0) Extended Identifier bits, EID<28:21> (if EXIDE = 1).

Note 1: These registers are available in Mode 1 and 2 only.

### 

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9  | SID8  | SID7  | SID6  | SID5  | SID4  | SID3  |
| bit 7 | •     |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **SID<10:3>:** Standard Identifier bits (if EXIDE (BnSIDL<3>) = 0) Extended Identifier bits, EID<28:21> (if EXIDE = 1).

Note 1: These registers are available in Mode 1 and 2 only.

### 27.5.4 PROGRAMMABLE AUTO-RTR BUFFERS

In Mode 1 and 2, any of six programmable transmit/ receive buffers may be programmed to automatically respond to predefined RTR messages without user firmware intervention. Automatic RTR handling is enabled by setting the TX2EN bit in the BSEL0 register and the RTREN bit in the BnCON register. After this setup, when an RTR request is received, the TXREQ bit is automatically set and the current buffer content is automatically queued for transmission as a RTR response. As with all transmit buffers, once the TXREQ bit is set, buffer registers become read-only and any writes to them will be ignored.

The following outlines the steps required to automatically handle RTR messages:

- 1. Set buffer to Transmit mode by setting the TXnEN bit to '1' in the BSEL0 register.
- 2. At least one acceptance filter must be associated with this buffer and preloaded with the expected RTR identifier.
- 3. Bit, RTREN in the BnCON register, must be set to '1'.
- 4. Buffer must be preloaded with the data to be sent as a RTR response.

Normally, user firmware will keep buffer data registers up to date. If firmware attempts to update the buffer while an automatic RTR response is in the process of transmission, all writes to buffers are ignored.

### 27.6 CAN Message Transmission

### 27.6.1 INITIATING TRANSMISSION

For the MCU to have write access to the message buffer, the TXREQ bit must be clear, indicating that the message buffer is clear of any pending message to be transmitted. At a minimum, the SIDH, SIDL and DLC registers must be loaded. If data bytes are present in the message, the Data registers must also be loaded. If the message is to use extended identifiers, the EIDH:EIDL registers must also be loaded and the EXIDE bit set.

To initiate message transmission, the TXREQ bit must be set for each buffer to be transmitted. When TXREQ is set, the TXABT, TXLARB and TXERR bits will be cleared. To successfully complete the transmission, there must be at least one node with matching baud rate on the network. Setting the TXREQ bit does not initiate a message transmission; it merely flags a message buffer as ready for transmission. Transmission will start when the device detects that the bus is available. The device will then begin transmission of the highest priority message that is ready.

When the transmission has completed successfully, the TXREQ bit will be cleared, the TXBnIF bit will be set and an interrupt will be generated if the TXBnIE bit is set.

If the message transmission fails, the TXREQ will remain set, indicating that the message is still pending for transmission and one of the following condition flags will be set. If the message started to transmit but encountered an error condition, the TXERR and the IRXIF bits will be set and an interrupt will be generated. If the message lost arbitration, the TXLARB bit will be set.

### 27.6.2 ABORTING TRANSMISSION

The MCU can request to abort a message by clearing the TXREQ bit associated with the corresponding message buffer (TXBnCON<3> or BnCON<3>). Setting the ABAT bit (CANCON<4>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the TXABT bit for the corresponding buffer (TXBnCON<6> or BnCON<6>). If the message has started to transmit, it will attempt to transmit the current message fully. If the current message is transmitted fully and is not lost to arbitration or an error, the TXABT bit will not be set because the message was transmitted successfully. Likewise, if a message is being transmitted during an abort request and the message is lost to arbitration or an error, the message will not be retransmitted and the TXABT bit will be set, indicating that the message was successfully aborted.

Once an abort is requested by setting the ABAT or TXABT bits, it cannot be cleared to cancel the abort request. Only CAN module hardware or a POR condition can clear it.


### 27.9.1 EXTERNAL CLOCK, INTERNAL CLOCK AND MEASURABLE JITTER IN HS-PLL BASED OSCILLATORS

The microcontroller clock frequency generated from a PLL circuit is subject to a jitter, also defined as Phase Jitter or Phase Skew. For its PIC18 Enhanced micro-controllers, Microchip specifies phase jitter ( $P_{jitter}$ ) as being 2% (Gaussian distribution, within 3 standard deviations, see Parameter F13 in Table 31-7) and Total Jitter ( $T_{iitter}$ ) as being 2 \*  $P_{iitter}$ .

The CAN protocol uses a bit-stuffing technique that inserts a bit of a given polarity following five bits with the opposite polarity. This gives a total of 10 bits transmitted without resynchronization (compensation for jitter or phase error).

Given the random nature of the added jitter error, it can be shown that the total error caused by the jitter tends to cancel itself over time. For a period of 10 bits, it is necessary to add only two jitter intervals to correct for jitter induced error: one interval in the beginning of the 10-bit period and another at the end. The overall effect is shown in Figure 27-5.

### FIGURE 27-5: EFFECTS OF PHASE JITTER ON THE MICROCONTROLLER CLOCK AND CAN BIT TIME



Once these considerations are taken into account, it is possible to show that the relation between the jitter and the total frequency error can be defined as:

### EQUATION 27-4: JITTER AND TOTAL FREQUENCY ERROR

$$\Delta f = \frac{T_{\text{jitter}}}{10 \times \text{NBT}} = \frac{2 \times P_{\text{jitter}}}{10 \times \text{NBT}}$$

where jitter is expressed in terms of time and NBT is the Nominal Bit Time.

For example, assume a CAN bit rate of 125 Kb/s, which gives an NBT of 8  $\mu$ s. For a 16 MHz clock generated from a 4x PLL, the jitter at this clock frequency is:

## EQUATION 27-5: 16 MHz CLOCK FROM 4x PLL JITTER:

$2\% \times \frac{1}{16 \text{ MHz}} = \frac{0.02}{16 \times 10^6} = 1.25 \text{ ns}$		
---	--	--

and resultant frequency error is:


EQUATION 27-6: RESULTANT FREQUENCY ERROR:

$$\frac{2 \times (1.25 \times 10^{-9})}{10 \times (8 \times 10^{-6})} = 3.125 \times 10^{-5} = 0.0031\%$$

The PIC18F66K80 family devices are error-active if both error counters are below the error-passive limit of 128. They are error-passive if at least one of the error counters equals or exceeds 128. They go to bus-off if the transmit error counter equals or exceeds the busoff limit of 256. The devices remain in this state until the bus-off recovery sequence is finished. The bus-off recovery sequence consists of 128 occurrences of 11 consecutive recessive bits (see Figure 27-8). Note that the CAN module, after going bus-off, will recover back to error-active without any intervention by the MCU if the bus remains Idle for 128 x 11 bit times. If this is not desired, the error Interrupt Service Routine should address this. The current Error mode of the CAN module can be read by the MCU via the COMSTAT register.

Additionally, there is an Error State Warning flag bit, EWARN, which is set if at least one of the error counters equals or exceeds the error warning limit of 96. EWARN is reset if both error counters are less than the error warning limit.

### FIGURE 27-8: ERROR MODES STATE DIAGRAM



### 27.15 CAN Interrupts

The module has several sources of interrupts. Each of these interrupts can be individually enabled or disabled. The PIR5 register contains interrupt flags. The PIE5 register contains the enables for the 8 main interrupts. A special set of read-only bits in the CANSTAT register, the ICODE bits, can be used in combination with a jump table for efficient handling of interrupts.

All interrupts have one source, with the exception of the error interrupt and buffer interrupts in Mode 1 and 2. Any of the error interrupt sources can set the error interrupt flag. The source of the error interrupt can be determined by reading the Communication Status register, COMSTAT. In Mode 1 and 2, there are two interrupt enable/disable and flag bits – one for all transmit buffers and the other for all receive buffers.

The interrupts can be broken up into two categories: receive and transmit interrupts.

The receive related interrupts are:

- Receive Interrupts
- Wake-up Interrupt
- Receiver Overrun Interrupt
- Receiver Warning Interrupt
- Receiver Error-Passive Interrupt

The transmit related interrupts are:

- Transmit Interrupts
- Transmitter Warning Interrupt
- Transmitter Error-Passive Interrupt
- Bus-Off Interrupt

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L	_	XINST	_	SOSCSEL1	SOSCSEL0	INTOSCSEL		RETEN	-1-1 11-1
300001h	CONFIG1H	IESO	FCMEN	_	PLLCFG	FOSC3	FOSC2	FOSC1	FOSC0	00-0 1000
300002h	CONFIG2L	_	BORPWR1	BORWPR0	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	-111 1111
300003h	CONFIG2H	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN1	WDTEN0	-111 1111
300005h	CONFIG3H	MCLRE	_	_	_	MSSPMSK	T3CKMX <sup>(1,3)</sup>	T0CKMX <sup>(1)</sup>	CANMX	1 lqql
300006h	CONFIG4L	DEBUG	-	-	BBSIZ0	_	_	_	STVREN	111
300008h	CONFIG5L	_	_	_	_	CP3	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB		-	_	_	-		11
30000Ah	CONFIG6L					WRT3	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	_	111
30000Ch	CONFIG7L					EBTR3	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H		EBTRB							-1
3FFFFEh	DEVID1 <sup>(2)</sup>	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	XXXX XXXX
3FFFFFh	DEVID2 <sup>(2)</sup>	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	XXXX XXXX

### TABLE 28-1: CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Implemented only on the 64-pin devices (PIC18F6XK80).

2: See Register 28-13 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

**3:** Maintain as '0' on 28-pin, 40-pin and 44-pin devices.

### REGISTER 28-13: DEVID1: DEVICE ID REGISTER 1 FOR THE PIC18F66K80 FAMILY

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	DEV<2:0>: Device ID bits
	These bits are used with the DEV<10:3> bits in the Device ID Register 2 to identify the part number: 000 = PIC18F46K80, PIC18LF26K80
	000 = PIC18F26K80, PIC18LF65K80 001 = PIC18F26K80, PIC18LF65K80
	010 = PIC18F65K80, PIC18LF45K80
	011 = PIC18F45K80, PIC18LF25K80
	100 = PIC18F25K80
	110 = PIC18LF66K80
	111 = PIC18F66K80, PIC18LF46K80
bit 4-0	REV<4:0>: Revision ID bits
	These bits are used to indicate the device revision.

### REGISTER 28-14: DEVID2: DEVICE ID REGISTER 2 FOR THE PIC18F66K80 FAMILY

R	R	R	R	R	R	R	R
DEV10 <sup>(1)</sup>	DEV9 <sup>(1)</sup>	DEV8 <sup>(1)</sup>	DEV7 <sup>(1)</sup>	DEV6 <sup>(1)</sup>	DEV5 <sup>(1)</sup>	DEV4 <sup>(1)</sup>	DEV3 <sup>(1)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 DEV<10:3>: Device ID bits<sup>(1)</sup>

These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number.

**Note 1:** These values for DEV<10:3> may be shared with other devices. The specific device is always identified by using the entire DEV<10:0> bit sequence.

BNC		Branch if N	lot Carry		BNN
Synta	ax:	BNC n			Syntax:
Oper	ands:	-128 ≤ n ≤ 1	127		Operand
Oper	ation:	if Carry bit i (PC) + 2 + 2			Operatio
Statu	is Affected:	None			Status A
Enco	oding:	1110	0011 nnr	nn nnnn	Encodin
Desc	cription:	If the Carry will branch.	bit is '0', then	the program	Descript
		added to the incremented instruction,	nplement numl e PC. Since the d to fetch the r the new addre n. This instruct istruction.	e PC will have next ess will be	
Word	ls:	1			Words:
Cycle	es:	1(2)			Cycles:
Q C If Ju	ycle Activity: imp:				Q Cycle If Jump
	Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC	
	No operation	No operation	No operation	No operation	c
lf No	o Jump:				lf No Ju
	Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	No operation	
<u>Exar</u>		HERE	BNC Jump		Example
	Before Instruc		draga (IIIIII)		Be
PC = address (HERE) After Instruction					Aft
	If Carry PC If Carry PC	= 0; = add = 1;	dress (Jump) dress (HERE		

BNN		Branch if I	Not Negative				
Synta	ax:	BNN n	_				
	ands:	-128 < n <	127				
•	ation:	if Negative (PC) + 2 +					
Statu	s Affected:	None					
Enco	ding:	1110	0111 ni	nnn nnnn			
Desc	ription:	If the Nega program w	tive bit is '0', ill branch.	then the			
		added to th incremente instruction, PC + 2 + 2	The 2's complement number, '2n', is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Word	ls:	1	1				
Cycle	es:	1(2)					
Q C If Ju	ycle Activity: mp:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No operation	No operation	No operation	No operation			
lf No	o Jump:	•		<u>.</u>			
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	No operation			
<u>Exan</u>	nple:	HERE	BNN Jum	p			
	Before Instruc PC After Instructio	= ac	dress (HERI	Ξ)			
	If Negativ PC If Negativ PC	= ac /e = 1;	ldress (Jum Idress (HER)	9) E + 2)			
	10	ac		_ · ∠/			

MOVSS	Move Indexed to Indexed			
Syntax:	MOVSS [z <sub>s</sub> ], [z <sub>d</sub> ]			
Operands:	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq z_d \leq 127 \end{array}$			
Operation:	$((FSR2) + z_s) \rightarrow ((FSR2) + z_d)$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (dest.) Description				
	addresses of the source and destination registers are determined by adding the 7-bit literal offsets, ' $z_s$ ' or ' $z_d$ ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).			
	The MOVSS instruction cannot use PCL, TOSU, TOSH or TOSL as the destination register.			
	If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP.			
Words:	2			
Cycles:	2			
Q Cycle Activity:				

/CIE	es:	2		
ξC	ycle Activity:			
	Q1	Q2	Q3	
	Decode	Determine	Determine	I

Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Q4

Example:	MOVSS	[05h],	[06h]

Before Instruction		
FSR2	=	80h
Contents of 85h Contents	=	33h
of 86h	=	11h
After Instruction		
FSR2 Contents	=	80h
of 85h Contents	=	33h
of 86h	=	33h

PUSHL	Store Literal at FSR2, Decrement FSR2				
Syntax:	PUSHL k				
Operands:	$0 \leq k \leq 255$				
Operation:	$k \rightarrow (FSR2)$ FSR2 – 1 –	,,			
Status Affected:	None				
Encoding:	1111	1010	kkkł	k kkkk	
Description:	memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push				
	values onto	a softwa	re stack	κ.	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	C	3	Q4	
Decode	Read 'k'	Proc da		Write to destination	
Example:	PUSHL 0	8h			

Before Instruction FSR2H:FSR2L Memory (01ECh)	= =	01ECh 00h
After Instruction FSR2H:FSR2L Memory (01ECh)	= =	01EBh 08h

### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended) (Continued)

PIC18F66K80 Family (Industrial/Extended)		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} $							
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) Cont. <sup>(2,3)</sup>								
	PIC18LFXXK80	880	1600	nA	-40°C				
		880	1600	nA	+25°C				
		880	1600	nA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled			
		1	2	μA	+85°C	regulator Disabled			
		5	10	μA	+125°C				
	PIC18LFXXK80	1.6	5	μA	-40°C				
		1.6	5	μA	+25°C				
		1.6	5	μA	+60°C	$V_{DD} = 3.3V^{(4)}$ Regulator Disabled			
		2	6	μA	+85°C				
		7	12	μA	+125°C		Fosc = 31 kHz		
	PIC18FXXK80	41	130	μΑ	-40°C		( <b>RC_IDLE</b> mode, LF-INTOSC)		
		59	130	μA	+25°C	) ( ) (5)	,		
		64	130	μΑ	+60°C	$V_{DD} = 3.3V^{(5)}$ Regulator Enabled			
		70	150	μΑ	+85°C				
		80	175	μΑ	+125°C				
	PIC18FXXK80	53	160	μA	-40°C				
		62	160	μA	+25°C	) (			
		70	160	μΑ	+60°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled			
		85	170	μA	+85°C				
		100	180	μA	+125°C				

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

TMR1H Register	
	209
TMR1L Register	
Timer2	
Associated Registers	
Interrupt	222
Operation	
•	
Output	
PR2 Register	262
TMR2 to PR2 Match Interrupt	262
Timer3	
16-Bit Read/Write Mode	
Associated Registers	232
Gates	228
Operation	
Oscillator	223
Overflow Interrupt	, 232
SOSC Oscillator	
	<u> </u>
Use as the Timer3 Clock Source	
Special Event Trigger (ECCP)	232
TMR3H Register	223
TMR3L Register	
Timer4	
Associated Registers	234
Interrupt	
Operation	
Output	234
Postscaler. See Postscaler, Timer4.	
PR4 Register	222
	235
Prescaler. See Prescaler, Timer4.	
TMR4 Register	233
Timing Diagrams	
	-00
A/D Conversion	
Asynchronous Reception	347
Asynchronous Transmission	344
Asynchronous Transmission (Back-to-Back)	
Automatic Baud Rate Calculation	
Auto-Wake-up Bit (WUE) During Normal Operation	. 349
Auto-Wake-up Bit (WUE) During Sleep	
	349
Baud Rate Generator with Clock Arbitration	319
	319
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence	319 342
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C	319 342 ondi-
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion	319 342 ondi- 328
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR)	319 342 ondi- 328 566
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (	319 342 ondi- 328 566 Case
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition (	319 342 ondi- 328 566 Case
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition ( 1)	319 342 ondi- 328 566 Case 329
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition ( 1) Bus Collision During a Repeated Start Condition (	319 342 condi- 328 566 Case 329 Case
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition ( 1) Bus Collision During a Repeated Start Condition ( 2)	319 342 328 566 Case 329 Case 329
Baud Rate Generator with Clock Arbitration BRG Overflow Sequence BRG Reset Due to SDA Arbitration During Start C tion Brown-out Reset (BOR) Bus Collision During a Repeated Start Condition ( 1) Bus Collision During a Repeated Start Condition ( 2)	319 342 328 566 Case 329 Case 329
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition ( 1)</li> <li>Bus Collision During a Repeated Start Condition ( 2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 328
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 328 330
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 329 328 330 330
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 328 330 330 327
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 328 330 330 327
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 329 329 329 320 327 326
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 Case 329 328 330 330 327 326 569
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li></ul>	319 342 ondi- 328 566 Case 329 Case 329 Case 329 328 330 330 327 326 569 564
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 Case 329 328 330 330 327 326 569 564 106
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> </ul>	319 342 ondi- 328 566 Case 329 Case 329 Case 329 328 330 330 327 326 569 564 106
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 328 330 327 326 569 564 106 = 1,
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> </ul>	319 342 condi- 328 566 Case 329 328 320 329
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> <li>DSM Carrier Low Synchronization (MDCHSYNC</li> </ul>	319 342 condi- 328 566 Case 329 328 320 329 328 329 329 328 329 329 328 329 329 329 328 320 329 329 329 329 329 329 329 329 329 320 329
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 330 330 330 326 326 326 329 326 326 329 326 329 326 329 326 329 326 329 326 329 329 326 329 329 329 326 329 329 329 326 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 326 329 329 326 329 329 326 329 326 329 326 329 326 329 326 329 326 326 329 326 326 329 326 326 329 326
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 330 330 330 326 326 326 329 326 326 329 326 329 326 329 326 329 326 329 326 329 329 326 329 329 329 326 329 329 329 326 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 329 326 329 329 326 329 329 326 329 326 329 326 329 326 329 326 329 326 326 329 326 326 329 326 326 329 326
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Stop Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> <li>DSM Carrier Low Synchronization (MDCHSYNC = 1)</li> </ul>	319 342 condi- 328 566 Case 329 328 330 320 329 329 328 329 329 329 328 329 
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 330 330 330 327 326 327 564 106 = 1,198 MD- 199
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Start Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> <li>DSM Full Synchronization (MDCHSYNC = 1, CLSYNC = 1)</li> <li>DSM No Synchronization (MDCHSYNC = 0, MICCHSYNC = 0)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 326 320 326 320 564 326 329 564 329 564 329 564 329 565 329 565 329 329 326 329 329 326 329 329 326 329 329 329 326 329 329 329 326 329 329 326 329 326 329 326 329 326 329 326 329 326 329 326 329 326 326 329 326 
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 Case 329 326 320 326 320 564 326 329 564 329 564 329 564 329 565 329 565 329 329 326 329 329 326 329 329 326 329 329 329 326 329 329 329 326 329 329 326 329 326 329 326 329 326 329 326 329 326 329 326 329 326 326 329 326 
<ul> <li>Baud Rate Generator with Clock Arbitration</li></ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 320 320 320 320 327 326 327 326 329 564 329 320 320 327 326 329 
<ul> <li>Baud Rate Generator with Clock Arbitration</li> <li>BRG Overflow Sequence</li> <li>BRG Reset Due to SDA Arbitration During Start C tion</li> <li>Brown-out Reset (BOR)</li> <li>Bus Collision During a Repeated Start Condition (1)</li> <li>Bus Collision During a Repeated Start Condition (2)</li> <li>Bus Collision During a Start Condition (SCL = 0)</li> <li>Bus Collision During a Start Condition (Case 1)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During a Stop Condition (Case 2)</li> <li>Bus Collision During Start Condition (SDA Only)</li> <li>Bus Collision for Transmit and Acknowledge</li> <li>Capture/Compare/PWM (ECCP1, ECCP2)</li> <li>CLKO and I/O</li> <li>Clock/Instruction Cycle</li> <li>DSM Carrier High Synchronization (MDCHSYNC MDCLSYNC = 0)</li> <li>DSM Full Synchronization (MDCHSYNC = 1, CLSYNC = 1)</li> <li>DSM No Synchronization (MDCHSYNC = 0, MICCHSYNC = 0)</li> </ul>	319 342 condi- 328 566 Case 329 Case 329 Case 329 Case 329 320 

Enhanced PWM Output (Active-Low)
EUSART/AUSART Synchronous Receive (Master/ Slave)
Example SPI Master Mode (CKE = 0)
Example SPI Master Mode (CKE = 1)
Example SPI Slave Mode (CKE = 0)
Example SPI Slave Mode (CKE = 1)
External Clock
Fail-Safe Clock Monitor (FSCM) 478
First Start Bit Timing
Full-Bridge PWM Output 276
Half-Bridge PWM Output 274, 281
High-Voltage Detect Operation (VDIRMAG = 1) 389
HLVD Characteristics
I <sup>2</sup> C Acknowledge Sequence
I <sup>2</sup> C Bus Data 575
I <sup>2</sup> C Bus Start/Stop Bits
I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission)
I <sup>2</sup> C Master Mode (7-Bit Reception) 324
I <sup>2</sup> C Slave Mode (10-Bit Reception, SEN = 0, ADMSK =
01001)
$I^2C$ Slave Mode (10-Bit Reception, SEN = 0)
$I^2C$ Slave Mode (10-Bit Reception, SEN = 1)
I <sup>2</sup> C Slave Mode (10-Bit Transmission)
$I^2C$ Slave Mode (7-bit Reception, SEN = 0, ADMSK =
01011)
$I^2C$ Slave Mode (7-Bit Reception, SEN = 0)
$I^2C$ Slave Mode (7-Bit Reception, SEN = 1)
I <sup>2</sup> C Slave Mode (7-Bit Transmission)
I <sup>2</sup> C Slave Mode General Call Address Sequence (7 or 10-Bit Addressing Mode)
I <sup>2</sup> C Stop Condition Receive or Transmit Mode
Low-Voltage Detect Operation (VDIRMAG = 0)
MSSP Clock Synchronization
MSSP I <sup>2</sup> C Bus Data
MSSP I <sup>2</sup> C Bus Start/Stop Bits
Parallel Slave Port (PSP) Read
Parallel Slave Port (PSP) Write
PWM Auto-Shutdown with Auto-Restart Enabled 280
PWM Auto-Shutdown with Firmware Restart
PWM Direction Change
PWM Direction Change at Near 100% Duty Cycle 278
PWM Output
Repeated Start Condition 321
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer
(OST) and Power-up Timer (PWRT) 565
Send Break Character Sequence 350
Slave Synchronization
Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 85
SPI Mode (Master Mode) 292
SPI Mode (Slave Mode, CKE = 0) 294
SPI Mode (Slave Mode, CKE = 1) 294
Steering Event at Beginning of Instruction (STRSYNC =
1)
Steering Event at End of Instruction (STRSYNC = 0) 284
Synchronous Reception (Master Mode, SREN) 353
Synchronous Transmission 351
Synchronous Transmission (Through TXEN)
Time-out Sequence on POR w/ PLL Enabled (MCLR
Tied to VDD)
Time-out Sequence on Power-up (MCLR Not Tied to