



Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k80-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



FIGURE 6-7: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

6.3.2 ACCESS BANK

While the use of the BSR, with an embedded 8-bit address, allows users to address the entire range of data memory, it also means that the user must ensure that the correct bank is selected. If not, data may be read from, or written to, the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an eight-bit address (Figure 6-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map. In that case, the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables.

Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 6.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

6.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

6.4 Data Addressing Modes

Note:	The execution of some instructions in the
	core PIC18 instruction set are changed
	when the PIC18 extended instruction set is
	enabled. For more information, see
	Section 6.6 "Data Memory and the
	Extended Instruction Set"

While the program memory can be addressed in only one way, through the Program Counter, information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). For details on this mode's operation, see **Section 6.6.1 "Indexed Addressing with Literal Offset**".

6.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all. They either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples of this mode include SLEEP, RESET and DAW.

Other instructions work in a similar way, but require an additional explicit argument in the opcode. This method is known as the Literal Addressing mode because the instructions require some literal value as an argument. Examples of this include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

6.4.2 DIRECT ADDRESSING

Direct Addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies the instruction's data source as either a register address in one of the banks of data RAM (see Section 6.3.3 "General Purpose Register File") or a location in the Access Bank (see Section 6.3.2 "Access Bank").

The Access RAM bit, 'a', determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 6.3.1 "Bank Select Register") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit, 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction, either the target register being operated on or the W register.

6.4.3 INDIRECT ADDRESSING

Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code using loops, such as the example of clearing an entire RAM bank in Example 6-5. It also enables users to perform Indexed Addressing and other Stack Pointer operations for program memory in data memory.

EXAMPLE 6-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTIN	UE		;	YES, continue
CONTIN	BTFSS BRA UE	FSROH, 1 NEXT	, ; ; ; ; ; ;	register then inc pointer All done with Bankl? NO, clear next YES, continue

REGISTER 10-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT2IF	PINT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
bit 7		·					bit 0
Legend:	· · · · · ·	147 147 14 H		· · · · · · · · · · · · · · · · · · ·	· • • • • • • • • • •		
R = Read	able bit	W = Writable	bit	U = Unimpier	mented bit, rea	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cie	ared	х = Bit is unкr	nown
hit 7	INT2IP INT2	Evternal Interr	nunt Priority hit				
	1 = High pric	ritv	upti nonty on				
	0 = Low prior	rity					
bit 6	INT1IP: INT1	External Interr	upt Priority bit				
	1 = High pric	ority	•				
	0 = Low prior	rity					
bit 5	INT3IE: INT3	External Interr	upt Enable bit				
	1 = Enables	the INT3 extern	nal interrupt				
		the IN13 exter	nal interrupt				
bit 4		External Intern	upt Enable bit				
	1 = Enables ∩ = Disables	the INT2 exten	nal interrupt				
hit 3		External Interr	unt Enable bit				
Dit O	1 = Enables	the INT1 exteri	nal interrupt				
	0 = Disables	the INT1 exter	nal interrupt				
bit 2	INT3IF: INT3	External Interr	upt Flag bit				
	1 = The INT3	3 external interi	rupt occurred (must be cleare	d in software)		
	0 = The INT3	3 external interi	rupt did not oc	cur			
bit 1	INT2IF: INT2	External Interr	upt Flag bit				
	$1 = \text{The INT}_2$ $0 = \text{The INT}_2$	2 external interi 2 external interi	rupt occurred (must be cleare	d in software)		
hit ()		Evternal Interr	unt Flag hit	Cui			
DILO	1 = The INT	1 external interi	runt occurred (must be cleare	d in software)		
	0 = The INT	1 external interi	rupt did not oc	CUL	u in contra -,		
			·				
N-to.	Later and floor bits		'	10		"	
Note:	Interrupt flag bits	are set when	an interrupt co	ondition occurs	regardless of	the state of its	corresponding
	are clear prior to	enabling an int	errupt. This fe	ature allows for	software pollir	appropriate int	enuprinag site

11.9 Parallel Slave Port

PORTD can function as an 8-bit-wide Parallel Slave Port (PSP), or microprocessor port, when control bit, PSPMODE (PSPCON<4>), is set. The port is asynchronously readable and writable by the external world through the RD control input pin (RE0/AN5/RD) and WR control input pin (RE1/AN6/C10UT/WR).

Note:	The Parallel Slave Port is available only on
	40/44-pin and 64-pin devices.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an eight-bit latch.

Setting <u>bit</u>, PSPMODE, enables <u>port</u> pin, RE0/AN5/RD, <u>to</u> be the <u>RD</u> input, RE1/AN6/C1OUT/WR to be the <u>WR</u> input and RE2/AN7/C2OUT/CS to be the <u>CS</u> (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (= 111).

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits (PIR1<7> and PSPCON<7>, respectively) are set when the write ends.

A read from the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{RD}}$ lines are first detected low. The data in PORTD is read out and the OBF bit (PSPCON<6>) is set. If the user writes new data to PORTD to set OBF, the data is immediately read out, but the OBF bit is not set.

When either the \overline{CS} or \overline{RD} line is detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 11-4 and Figure 11-5, respectively.



14.8.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. (For timing details, see Figure 14-5.)

FIGURE 14-5: TIMER1 GATE TOGGLE MODE

The T1GVAL bit (T1GCON<2>) indicates when the Toggled mode is active and the timer is counting.

The Timer1 Gate Toggle mode is enabled by setting the T1GTM bit (T1GCON<5>). When T1GTM is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.







20.4.5 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the P1RSEN bit (ECCP1DEL<7>).

If auto-restart is enabled, the ECCP1ASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the ECCP1ASE bit will be cleared via hardware and normal operation will resume. The module will wait until the next PWM period begins, however, before re-enabling the output pin. This behavior allows the auto-shutdown with auto-restart features to be used in applications based on current mode of PWM control.

FIGURE 20-13: PWM AUTO-SHUTDOWN WITH AUTO-RESTART ENABLED (P1RSEN = 1)



21.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

21.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP bit being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 21-15).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software, regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

21.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

21.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 21-10).

- Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - **2:** The CKP bit can be set in software regardless of the state of the BF bit.

21.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode

In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 21-13).



23.4 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit.

This occurs when the ACQT<2:0> bits (ADCON2<5:3>) remain in their Reset state ('000'), which is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQTx bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

23.5 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 14 TAD per 12-bit conversion. The source of the A/D conversion clock is software selectable.

The possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Using the internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD. (For more information, see Parameter 130 in Table 31-26.)

Table 23-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 23-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock S	Maximum	
Operation	ADCS<2:0>	Device Frequency
2 Tosc	000	2.50 MHz
4 Tosc	100	5.00 MHz
8 Tosc	001	10.00 MHz
16 Tosc	101	20.00 MHz
32 Tosc	010	40.00 MHz
64 Tosc	110	64.00 MHz
RC ⁽²⁾	x11	1.00 MHz ⁽¹⁾

Note 1: The RC source has a typical TAD time of $4 \ \mu s$.

2: For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification.

23.6 Configuring Analog Port Pins

The ANCON0, ANCON1, TRISA, TRISB, TRISC and TRISC registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRISx bits set (input). If the TRISx bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRISx bits.

Note:	When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
	Analog levels on any pin defined as a digital input may cause the digital input

digital input may cause the digital input buffer to consume current out of the device's specification limits.

24.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be independently configured in a variety of ways. The inputs can be selected from the analog inputs and two internal voltage references. The digital outputs are available at the pin level and can also be read through the control register. Multiple output and interrupt event generation are also available. A generic single comparator from the module is shown in Figure 24-1.

Key features of the module includes:

- · Independent comparator control
- · Programmable input configuration
- · Output to both pin and register levels
- · Programmable output polarity
- Independent interrupt generation for each comparator with configurable interrupt-on-change

24.1 Registers

The CMxCON registers (CM1CON and CM2CON) select the input and output configuration for each comparator, as well as the settings for interrupt generation (see Register 24-1).

The CMSTAT register (Register 24-2) provides the output results of the comparators. The bits in this register are read-only.





REGISTER 27-39: RXFnEIDH: RECEIVE ACCEPTANCE FILTER 'n' EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 \le n \le 15]⁽¹⁾

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier Filter bits

Note 1: Registers, RXF6EIDH:RXF15EIDH, are available in Mode 1 and 2 only.

REGISTER 27-40: RXFnEIDL: RECEIVE ACCEPTANCE FILTER 'n' EXTENDED IDENTIFIER REGISTERS, LOW BYTE $[0 \le n \le 15]^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier Filter bits

Note 1: Registers, RXF6EIDL:RXF15EIDL, are available in Mode 1 and 2 only.

REGISTER 27-41: RXMnSIDH: RECEIVE ACCEPTANCE MASK 'n' STANDARD IDENTIFIER MASK REGISTERS, HIGH BYTE [0 \leq n \leq 1]

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared x = Bit is un		x = Bit is unki	nown	

bit 7-0 SID<10:3>: Standard Identifier Mask bits or Extended Identifier Mask bits (EID<28:21>)

27.6.3 TRANSMIT PRIORITY

Transmit priority is a prioritization within the PIC18F66K80 family devices of the pending transmittable messages. This is independent from, and not related to, any prioritization implicit in the message arbitration scheme built into the CAN protocol. Prior to sending the Start-of-Frame (SOF), the priority of all buffers that are queued for transmission is compared. The transmit buffer with the highest priority will be sent first. If two buffers have the same priority setting, the buffer with the highest buffer number will be sent first. There are four levels of transmit priority. If the TXP bits for a particular message buffer are set to '11', that buffer has the highest possible priority. If the TXP bits for a particular message buffer are set to '00', that buffer has the lowest possible priority.





28.2 Watchdog Timer (WDT)

For the PIC18F66K80 family of devices, the WDT is driven by the LF-INTOSC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the LF-INTOSC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 4,194 seconds (about one hour). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCFx bits (OSCCON<6:4>) are changed or a clock failure has occurred.

The WDT can be operated in one of four modes as determined by WDTEN<1:0> (CONFIG2H<1:0>. The four modes are:

- · WDT Enabled
- · WDT Disabled
- WDT under Software Control, SWDTEN (WDTCON<0>)
- WDT
 - Enabled during normal operation
 - Disabled during Sleep
 - Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - Changing the setting of the IRCFx bits (OSCCON<6:4>) clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.



FIGURE 28-1: WDT BLOCK DIAGRAM

TABLE 29-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit: a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit: d = 0: store result in WREG d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit register file address (00h to FFh), or 2-bit FSR designator (0h to 3h).
f _s	12-bit register file address (000h to FFFh). This is the source address.
fd	12-bit register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No Change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-Down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit: s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u	Unused or Unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
x	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
zs	7-bit offset value for Indirect Addressing of register files (source).
zd	7-bit offset value for Indirect Addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an Indexed Address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer $expr$.
\rightarrow	Assigned to.
< >	Register bit field.
E	In the set of.
italics	User-defined term (font is Courier New).

ANDWF	AND W with f		BC	Branch if (Carry	
Syntax:	ANDWF f {,d {,a}}		Syntax:	BC n		
Operands:	$0 \leq f \leq 255$		Operands:	-128 ≤ n ≤ ′	127	
	$d \in [0,1]$ $a \in [0,1]$		Operation:	if Carry bit i (PC) + 2 +	s '1', 2n → PC	
Operation:	(W) .AND. (f) \rightarrow dest		Status Affected:	None		
Status Affected:	N, Z		Encoding:	1110	0010 ppr	n nnnn
Encoding:	0001 01da	ffff ffff	Description:	If the Carry	bit is '1' thon	the program
Description:	The contents of W are register 'f'. If 'd' is '0', ' in W. If 'd' is '1', the re in register 'f' (default)	e ANDed with the result is stored sult is stored back	Description	The 2's cor added to th	nplement num e PC. Since the	ber, '2n', is e PC will hav
	If 'a' is '0', the Access If 'a' is '1', the BSR is GPR bank.	Bank is selected. used to select the		instruction, PC + 2 + 2 two-cycle ir	the new addre	ess will be ion is then a
	If 'a' is '0' and the ext	ended instruction	Words:	1		
	set is enabled, this in	struction operates	Cycles:	1(2)		
	in Indexed Literal Offs mode whenever $f \le 9$	set Addressing 5 (5Fh). See	Q Cycle Activity:			
	Section 29.2.3 "Byte Bit-Oriented Instruct	Foriented and	n sump. O1	02	03	04
	Literal Offset Mode"	for details.	Decode	Read literal	Process	Write to
Words:	1			'n'	Data	PC
Cvcles:	1		No	No	No	No
O Cycle Activity:			operation	operation	operation	operation
01	02 03	04	If No Jump:			
Decode	Read Process	s Write to	Q1	Q2	Q3	Q4
	register 'f' Data	destination	Decode	read literal	Data	operation
Example:	ANDWF REG, 0	, 0	Example:	HERE	BC 5	
Before Instruct	ion - 176		Before Instru	iction		
REG	= 1711 = C2h		PC	= ad	dress (HERE))
After Instructio	n		After Instruct			
W	= 02h = C2h		P($=$ \pm , $=$ ad	dress (HERE	+ 12)
NEO .	- 020		lf Carry PC	= 0; C = ad	dress (HERE	+ 2)
						,

COMF	Compleme	ent f		CPF	SEQ	Compare f	with W, Sk	p if f =	= W
Syntax:	COMF f{	{,d {,a}}		Synt	ax:	CPFSEQ	f {,a}		
Operands:	$0 \leq f \leq 255$			Oper	ands:	$0 \le f \le 255$			
	d ∈ [0,1]					a ∈ [0,1]			
	a ∈ [0,1]			Oper	ation:	(†) – (W), skip if (f) –	(14/)		
Operation:	$f \to \text{dest}$					(unsigned of	(vv) comparison)		
Status Affected:	N, Z			Statu	s Affected:	None	, p ,		
Encoding:	0001	11da ff:	ff ffff	Enco	dina:	0110	001a f	fff	ffff
Description:	The content complement stored in W stored back	ts of register 'f nted. If 'd' is '0' /. If 'd' is '1', th < in register 'f'	f' are ', the result is e result is (default).	Desc	ription:	Compares the contents of data memory location 'f to the contents of W by performing an unsigned subtraction.			
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.					If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.			ruction is ted cle
	If 'a' is '0' and set is enabl in Indexed I	nd the extended led, this instruct Literal Offset A	ed instruction ction operates Addressing			If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank.			
	Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See			struction operates essing See
Words:	1					Section 29	.2.3 "Byte-0	Driente	ed and
Cycles:	1					Bit-Oriente	ed Instructio	ons in	Indexed
Q Cycle Activity:						Literal Off	set Mode" to	or deta	IIS.
Q1	Q2	Q3	Q4	Word	IS:	1			
Decode	Read register 'f'	Process Data	Write to destination	Cycli	es:	Note: 3 cy by a	cles if skip a 2-word insti	nd foll uction	owed
Example:	COME			QC	ycle Activity:				
	COMF	REG, 0, 0			Q1	Q2	Q3		Q4
Before Instruc	tion = 13h				Decode	Read	Process		No
After Instructio	on			lfek	in [.]	register T	Data	op	peration
REG	= 13h			11 51	ιρ. Q1	02	Q3		Q4
vv	= EGII				No	No	No		No
					operation	operation	operation	op	peration
				lf sk	ip and followe	d by 2-word in	struction:		<u>.</u>
					Q1	Q2	Q3	- <u>-</u>	Q4
					operation	operation	operation	or	peration
					No	No	No		No
					operation	operation	operation	op	peration
				Exar	nple:	HERE NEQUAL	CPFSEQ R: :	EG, 0	
					Before Instruc	EQUAL	:		

PC Address W REG	= = =	HERE ? ?	
After Instruction			
If REG	=	W;	
PC	=	Address	(EQUAL)
If REG	≠	W;	
PC	=	Address	(NEQUAL)

IORL	w	Inclusive	Inclusive OR Literal with W					
Synta	ax:	IORLW k						
Oper	ands:	$0 \le k \le 25$	5					
Oper	ation:	(W) .OR. k	$x \rightarrow W$					
Statu	s Affected:	N, Z						
Enco	oding:	0000	1001	kkk	k	kkkk		
Desc	ription:	The conte eight-bit lit in W.	nts of W a eral 'k'. T	are OR he resi	ed v ult is	vith the placed		
Word	ls:	1	1					
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	}		Q4		
	Decode	Read literal 'k'	Proce Data	ess a	N	/rite to W		
Exan	nple:	IORLW	35h					
	Before Instruction W = 9Ah							

BFh

=

After Instruction W

IOR	NF	Inclusive	OR W wit	h f				
Synt	ax:	IORWF	f {,d {,a}}					
Oper	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ration:	(W) .OR. (1	(W) .OR. (f) \rightarrow dest					
Statu	is Affected:	N, Z						
Enco	oding:	0001	00da	ffff	ffff			
Desc	cription:	Inclusive C '0', the res the result is (default).	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default)					
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.						
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed						
Word	ds:	1						
Cycle	es:	1						
QC	vcle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Proce Data	ss a de	Write to estination			
<u>Exar</u>	Example: IORWF RESULT, 0, 1 Before Instruction RESULT = 13h W = 91h							

13h 93h

After Instruction RESULT = W =

31.2 DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended) (Continued)

PIC18F66K80 Family (Industrial/Extended)		Standard (Operating t							
Param No.	Param No.DeviceTypMaxUnitsConditions						s		
	Supply Current (IDD) Co	ont. ^(2,3)							
	PIC18LFXXK80	20	70	μA	-40°C				
		20	70	μA	+25°C	$\lambda = (0, 1)$			
		20	70	μA	+60°C	VDD = 1.8V ⁽⁴⁾ Regulator disabled			
		25	80	μA	+85°C				
		30	100	μA	+125°C				
	PIC18LFXXK80	37	120	μA	-40°C				
		37	120	μA	+25°C	$V_{DD} = 3.3 V^{(4)}$			
		37	120	μA	+60°C				
		40	130	μA	+85°C				
		45	150	μA	+125°C		Fosc = 1 MHz		
	PIC18FXXK80	85	140	μA	-40°C		EC oscillator)		
		100	140	μA	+25°C) (= = = 0 o) (5)			
		105	140	μA	+60°C	Regulator enabled			
		110	150	μA	+85°C				
		120	170	μA	+125°C				
	PIC18FXXK80	110	225	μA	-40°C				
		110	225	μA	+25°C) (55 5) (5)			
		110	225	μA	+60°C	Regulator enabled			
		120	230	μA	+85°C				
		130	250	μA	+125°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.



TABLE 31-23: EUSART/AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid	_	40	ns	
121	TCKRF	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns	
122	TDTRF	Data Out Rise Time and Fall Time	—	20	ns	

FIGURE 31-20: EUSART/AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 31-24: EUSART/AUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER and SLAVE) Data Hold before CKx \downarrow (DTx hold time)	10		ns	
126	TCKL2DTL	Data Hold after CKx \downarrow (DTx hold time)	15	_	ns	

32.2 **Package Details**

The following sections give the technical details of the packages.

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Units MILLIMETERS			
Dimensior	Dimension Limits			MAX	
Number of Pins	N	28			
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.70	
Contact Width	b	0.23	0.38	0.43	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

A1

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.

A3

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B