

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k80-h-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number			Buffer		
Pin Name	PDIP	QFN/ TQFP	Pin Type		Description	
					PORTA is a bidirectional I/O port.	
RA0/CVREF/AN0/ULPWU	2	19				
RA0			I/O	ST/ CMOS	General purpose I/O pin.	
CVREF			0	Analog	Comparator reference voltage output.	
AN0			- I	Analog	Analog Input 0.	
ULPWU			I	Analog	Ultra Low-Power Wake-up input.	
RA1/AN1/C1INC	3	20				
RA1			I/O	ST/ CMOS	Digital I/O.	
AN1			I	Analog	Analog Input 1.	
C1INC			I	Analog	Comparator 1 Input C.	
RA2/Vref-/AN2/C2INC	4	21		_		
RA2			I/O	ST/ CMOS	Digital I/O.	
VREF-			I	Analog	A/D reference voltage (low) input.	
AN2			I	Analog	Analog Input 2.	
C2INC			I	Analog	Comparator 2 Input C.	
RA3/Vref+/AN3	5	22				
RA3			I/O	ST/ CMOS	Digital I/O.	
VREF+			I	Analog	A/D reference voltage (high) input.	
AN3			I	Analog	Analog Input 3.	
RA5/AN4/HLVDIN/T1CKI/ SS	7	24				
RA5			I/O	ST/ CMOS	Digital I/O.	
AN4			I	Analog	Analog Input 4.	
HLVDIN			I	Analog	High/Low-Voltage Detect input.	
T1CKI			I	ST	Timer1 clock input.	
SS			Ι	ST	SPI slave select input.	

TABLE 1-5: PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED	TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)
---	------------	---

= Input L Ρ

= Power

= Output 0

TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

	Pin N	umber	Pin	Buffer		
Pin Name	PDIP	QFN/ TQFP	Ріп Туре	витег Туре	Description	
					PORTC is a bidirectional I/O port.	
RC0/SOSCO/SCLKI	15	32				
RC0			I/O	ST/ CMOS	Digital I/O.	
SOSCO			I	ST	SOSC oscillator output.	
SCLKI			I	ST	Digital SOSC input.	
RC1/SOSCI	16	35				
RC1			I/O	ST/ CMOS	Digital I/O.	
SOSCI			I	CMOS	SOSC oscillator input.	
RC2/T1G/CCP2	17	36				
RC2			I/O	ST/ CMOS	Digital I/O.	
T1G			I	ST	Timer1 external clock gate input.	
CCP2			I/O	ST/ CMOS	Capture 2 input/Compare 2 output/PWM2 output.	
RC3/REFO/SCL/SCK	18	37				
RC3			I/O	ST/ CMOS	Digital I/O.	
REFO			0	CMOS	Reference clock out.	
SCL			I/O	I ² C	Synchronous serial clock input/output for I ² C mode.	
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode.	
RC4/SDA/SDI	23	42				
RC4			I/O	ST/ CMOS	Digital I/O.	
SDA			I/O	I ² C	I ² C data input/output.	
SDI			I	ST	SPI data in.	
RC5/SDO	24	43				
RC5			I/O	ST/ CMOS	Digital I/O.	
SDO			0	CMOS	SPI data out.	
RC6/CANTX/TX1/CK1/ CCP3	25	44				
RC6			I/O	ST/ CMOS	Digital I/O.	
CANTX			0	CMOS	CAN bus TX.	
TX1			0	CMOS	EUSART synchronous transmit.	
CK1			I/O	ST	EUSART synchronous clock. (See related RX2/DT2.)	
CCP3			I/O	ST	Capture 3 input/Compare 3 output/PWM3 output.	
Legend: $I^2C^{TM} = I^2C/SM$ ST = Schmit I = Input P = Power				1OS level	CMOS = CMOS compatible input or output s Analog = Analog input O = Output	

2.0 GUIDELINES FOR GETTING STARTED WITH PIC18FXXKXX MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC18F66K80 family family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG (if implemented) and VCAP/VDDCORE pins (see Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")


Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED



Key (all values are recommendations):

C1 through C6: 0.1 $\mu\text{F},$ 20V ceramic R1: 10 k Ω

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)" for explanation of ENVREG pin connections.
 - 2: The example shown is for a PIC18F device with five VDD/VSS and AVDD/AVSS pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

4.6 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes").

4.6.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCONx or PIEx registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see **Section 10.0 "Interrupts"**).

4.6.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 4.2 "Run Modes" and Section 4.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 28.2 "Watchdog Timer (WDT)").

Executing a SLEEP or CLRWDT instruction clears the WDT timer and postscaler, loses the currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifies the IRCFx bits in the OSCCON register (if the internal oscillator block is the device clock source).

4.6.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the HFIOFS/MFIOFS bits are set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up, and the type of oscillator, if the new clock source is the primary clock. Exit delays are summarized in Table 4-4.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 28.4 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 28.5 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

4.6.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. The two cases are:

- When in PRI_IDLE mode, where the primary clock source is not stopped
- When the primary clock source is not any of the LP, XT, HS or HSPLL modes

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally, does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval, TCSD, following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

11.8 PORTG, TRISG and LATG Registers

PORTG is a 5-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISG and LATG.

Note:	PORTG	is	only	available	on	64-pin
	devices.					

PORTG is multiplexed with EUSARTx and CCP, ECCP, Analog, Comparator and Timer input functions (Table 11-13). When operating as I/O, all PORTG pins have Schmitt Trigger input buffers. The open-drain functionality for the EUARTx can be configured using ODCON.

Each of the PORTG pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, RGPU (PADCFG1<4>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an out-

put, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

EXAMPLE 11-7:	INITIALIZING PORTG
$\Box \land \neg \neg \neg \neg$	

CLRF	PORTG	; Initialize PORTG by
		; clearing output
		; data latches
CLRF	LATG	; Alternate method
		; to clear output
		; data latches
MOVLW	04h	; Value used to
		; initialize data
		; direction
MOVWF	TRISG	; Set RG1:RG0 as
		; outputs
		; RG2 as input
		; RG4:RG3 as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description	
RG0/RX1/DT1	RG0	0	0	DIG	LATG<0> data output.	
		1	Ι	ST	PORTG<0> data input.	
	RX1	1	1 I ST Asynchronous serial receive data input (EUSARTx module).			
	DT1	0	0	DIG	Synchronous serial data output (EUSARTx module); takes priority over port data.	
		1	Ι	ST	Synchronous serial data input (EUSARTx module); user must configure as an input.	
RG1/CANTX	RG1	0	0	DIG	LATG<1> data output.	
		1	Ι	ST	PORTG<1> data input.	
	CANTX	0	0	DIG	CAN bus TX.	
RG2/T3CKI	RG2	0	0	DIG	LATG<2> data output.	
		1	Ι	ST	PORTG<2> data input.	
	T3CKI ⁽²⁾	x	Ι	ST	Timer3 clock input.	
RG3/TX1/CK1	RG3	0	0	DIG	LATG<3> data output.	
		1	Ι	ST	PORTG<3> data input.	
	TX1	0	0	DIG	Asynchronous serial data output (EUSARTx module); takes priority over port data.	
	CK1	0	0	DIG	Synchronous serial clock output (EUSARTx module); user must configure as an input.	
		1	Ι	ST	Synchronous serial clock input (EUSARTx module); user must configure as an input.	
RG4/T0CKI	RG4	0	0	DIG	LATG<4> data output.	
		1	Ι	ST	PORTG<4> data input.	
	T0CKI ⁽¹⁾	x	Ι	ST	Timer0 clock input.	

TABLE 11-13: PORTG FUNCTIONS

Legend: O = Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input; x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: This is the alternate pin assignment for T0CKI on 64-pin devices when the T0CKMX Configuration bit is cleared.

2: This is the default pin assignment for T3CKI on 64-pin devices when the T3CKMX Configuration bit is set.

REGISTER 12-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

R/W-0	R/W-x	R/W-x	U-0	R/W-x	R/W-x	R/W-x	R/W-x
MDCHODIS	MDCHPOL	MDCHSYNC	_	MDCH3 ⁽¹⁾	MDCH2 ⁽¹⁾	MDCH1 ⁽¹⁾	MDCH0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	MDCHODIS: Modulator High Carrier Output Disable bit
	1 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is disabled
	0 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is enabled
bit 6	MDCHPOL: Modulator High Carrier Polarity Select bit
	1 = Selected high carrier signal is inverted
	0 = Selected high carrier signal is not inverted
bit 5	MDCHSYNC: Modulator High Carrier Synchronization Enable bit
	1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the low time carrier
	0 = Modulator output is not synchronized to the high time carrier signal ⁽¹⁾
bit 4	Unimplemented: Read as '0'
bit 3-0	MDCH<3:0> Modulator Data High Carrier Selection bits ⁽¹⁾
	1111-1001 = Reserved
	1000 = CCP5 output (PWM Output mode only)
	0111 = CCP4 output (PWM Output mode only)
	0110 = CCP3 output (PWM Output mode only)
	0101 = CCP2 output (PWM Output mode only)
	0100 = ECCP1 output (PWM Output mode only)
	0011 = Reference clock module signal
	0010 = MDCIN2 port pin
	0001 = MDCIN1 port pin
	0000 = Vss

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

REGISTER 12-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

R/W-0	R/W-x	R/W-x	U-0	R/W-x	R/W-x	R/W-x	R/W-x
MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3 ⁽¹⁾	MDCL2 ⁽¹⁾	MDCL1 ⁽¹⁾	MDCL0 ⁽¹⁾
bit 7							bit C
Legend:	L :1		:4				
R = Readable bit		W = Writable k	ll		nented bit, read		
-n = Value at F	'UR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	MDCLODIS:	Modulator Low	Carrier Out	out Disable bit			
		ignal driving the		output pin (selec	ted by MDCL<3	3:0> of the MDC	CARL register
	0 = Output si is enable	• •	peripheral o	output pin (selec	ted by MDCL<3	3:0> of the MDC	CARL register
bit 6	MDCLPOL: N	Modulator Low C	arrier Polar	ity Select bit			
		low carrier sign low carrier sign					
bit 5	MDCLSYNC:	: Modulator Low	Carrier Syr	hchronization En	able bit		
	time carr	ier		the low time carr			itch to the higl
				d to the low time	carrier signal ⁽¹)	
bit 4	•	ted: Read as '0					
bit 3-0			High Carrie	r Selection bits ⁽¹)		
	1111-1001 =		S .				
		5 output (PWM (4 output (PWM (
		3 output (PWM (
		2 output (PWM (
		P1 output (PWN rence clock mod		de only)			
	0011 = Kelei 0010 = MDC		ule signal				
	0001 = MDC						
	0000 = V ss						

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	_	MDCH3	MDCH2	MDCH1	MDCH0
MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3	MDCL2	MDCL1	MDCL0
MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDO	_	_	MDBIT
MDSRC	MDSODIS		—	—	MDSRC3	MDSRC2	MDSRC1	MDSRC0
PMD2	_	—	—	_	MODMD	ECANMD	CMP2MD	CMP1MD

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

16.2 Timer3 Operation

Timer3 can operate in these modes:

- Timer
- Synchronous Counter
- · Asynchronous Counter
- · Timer with Gated Control




FIGURE 16-1: TIMER3 BLOCK DIAGRAM

Note 1: ST Buffer is high-speed type when using T3CKI.

- 2: Timer3 registers increment on rising edge.
- 3: Synchronization does not operate while in Sleep.
- 4: The output of SOSC is determined by the SOSCSEL<1:0> Configuration bits.

The operating mode is determined by the clock select bits, TMR3CSx (T3CON<7:6>). When the TMR3CSx bits are cleared (= 00), Timer3 increments on every internal instruction cycle (Fosc/4). When TMR3CSx = 01, the Timer3 clock source is the system clock (Fosc), and when it is '10', Timer3 works as a counter from the external clock from the T3CKI pin (on the rising edge after the first falling edge) or the SOSC oscillator.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN ⁽¹⁾	CKP	SSPM3 ⁽²⁾	SSPM2 ⁽²⁾	SSPM1 ⁽²⁾	SSPM0 ⁽²⁾
bit 7	I						bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 7	WCOL: Write	e Collision Dete	ct bit				
	In Master Tra						
		to the SSPBUR				nditions were i	not valid for a
	0 = No collis	sion to be starte	ea (must be ci	eared in softwar	e)		
	In Slave Trar						
		PBUF register is	written while	it is still transm	itting the previ	ous word (mus	t be cleared in
	software	,					
	0 = No collis						
	In Receive m This is a "dor	node (Master or	Slave modes	<u>):</u>			
bit 6		ceive Overflow li	ndicator hit				
	In Receive m						
		received while	the SSPBUF	register is still h	olding the prev	vious byte (mus	t be cleared in
	software	/					
	0 = No over						
	<u>In Transmit n</u> This is a "dor	<u>node:</u> n't care" bit in Tr	ansmit mode				
bit 5		ster Synchronou					
bit 0		the serial port a			CL pins as the	serial port pins	
		serial port and					
bit 4	CKP: SCK R	elease Control	bit				
	In Slave mod						
	1 = Releases						
	0 = Holds cid	ock low (clock st	retch), used to	o ensure data se	etup time		
	Unused in th						
bit 3-0	SSPM<3:0>:	: Master Synchr	onous Serial I	Port Mode Selec	ct bits ⁽²⁾		
	1111 = I ² C S	Slave mode, 10-	bit address wi	th Start and Sto	p bit interrupts		
		Slave mode, 7-b				nabled	
		Firmware Contro					
		I SSPMSK regis /laster mode, clo					
		Blave mode, 10-			//		
	0110 = I ² C S	Slave mode, 7-b	it address				
Note 1:	When enabled, t	he SDA and SC	L pins must b	e configured as	inputs.		
2:	Bit combinations		-	-	-	ed in SPI mode	e only.
3:	When SSPM<3:0						•
	SSPMSK registe						
4:	This mode is only	y available whe	n 7-Bit Addres	s Masking mod	e is selected (N	ASSPMSK Cor	figuration bit
	is '1').						

REGISTER 21-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C[™] MODE)

21.4.6.1 I^2C^{TM} Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted, 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case, the R/\overline{W} bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received, 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator, used for the SPI mode operation, is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 21.4.7 "Baud Rate"** for more details.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

22.3 EUSARTx Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSARTx uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSARTx transmits and receives the LSb first. The EUSARTx's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSARTx module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

22.3.1 EUSARTx ASYNCHRONOUS TRANSMITTER

The EUSARTx transmitter block diagram is shown in Figure 22-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available). Once the TXREGx register transfers the data to the TSR register (occurs in one TCY), the TXREGx register is empty and the TXxIF flag bit is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results.


While TXxIF indicates the status of the TXREGx register; another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data memory, so it is not available to the user.
2:	Flag bit, TXxIF, is set when enable bit, TXEN, is set.

To set up an Asynchronous Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREGx register (starts transmission).
- 8. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

FIGURE 22-3: EUSARTX TRANSMIT BLOCK DIAGRAM



REGISTER 24-2: CMSTAT: COMPARATOR STATUS REGISTER

R-x	R-x	U-0	U-0	U-0	U-0	U-0	U-0	
CMP2OUT	CMP10UT	—	—	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 7-6	CMP2OUT:C	MP1OUT: Com	parator x Statu	s bits				
If CPOL (CMxCON<5>)= <u>0</u> (non-inverted			<u>olarity):</u>					

1 = Comparator x's VIN+ > VIN-

0 = Comparator x's VIN+ < VIN-

If CPOL = 1 (inverted polarity):

1 = Comparator x's VIN+ < VIN-

0 = Comparator x's VIN+ > VIN-

bit 4-0 Unimplemented: Read as '0'

26.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

26.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR2	OSCFIF	_	_	—	BCLIF	HLVDIF	TMR3IF	TMR3GIF
PIE2	OSCFIE	_	_	—	BCLIE	HLVDIE	TMR3IE	TMR3GIE
IPR2	OSCFIP	_	_	—	BCLIP	HLVDIP	TMR3IP	TMR3GIP
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5		TRISA3	TRISA2	TRISA1	TRISA0

TABLE 26-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the HLVD module.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

27.2 CAN Module Registers

Note: Not all CAN registers are available in the Access Bank.

There are many control and data registers associated with the CAN module. For convenience, their descriptions have been grouped into the following sections:

- Control and Status Registers
- Dedicated Transmit Buffer Registers
- Dedicated Receive Buffer Registers
- Programmable TX/RX and Auto RTR Buffers
- Baud Rate Control Registers
- I/O Control Register
- Interrupt Status and Control Registers


Detailed descriptions of each register and their usage are described in the following sections.

27.2.1 CAN CONTROL AND STATUS REGISTERS

The registers described in this section control the overall operation of the CAN module and show its operational status.

27.6.3 TRANSMIT PRIORITY

Transmit priority is a prioritization within the PIC18F66K80 family devices of the pending transmittable messages. This is independent from, and not related to, any prioritization implicit in the message arbitration scheme built into the CAN protocol. Prior to sending the Start-of-Frame (SOF), the priority of all buffers that are queued for transmission is compared. The transmit buffer with the highest priority will be sent first. If two buffers have the same priority setting, the buffer with the highest buffer number will be sent first. There are four levels of transmit priority. If the TXP bits for a particular message buffer are set to '11', that buffer has the highest possible priority. If the TXP bits for a particular message buffer are set to '00', that buffer has the lowest possible priority.





REGISTER 28-11: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	_	EBTR3	EBTR2	EBTR1	EBTR0
bit 7							bit 0

Legend:	C = Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-4	Unimplemented: Read as '0'
bit 3	EBTR3: Table Read Protection bit
	 1 = Block 3 is not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 3 is protected from table reads executed in other blocks⁽¹⁾
bit 2	EBTR2: Table Read Protection bit
	 1 = Block 2 is not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 2 is protected from table reads executed in other blocks⁽¹⁾
bit 1	EBTR1: Table Read Protection bit
	 1 = Block 1 is not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 1 is protected from table reads executed in other blocks⁽¹⁾
bit 0	EBTR0: Table Read Protection bit
	 1 = Block 0 is not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 0 is protected from table reads executed in other blocks⁽¹⁾

Note 1: For the memory size of the blocks, see Figure 28-6.

Mnemo	onic,	Description	Cualas	16-E	Bit Instr	uction V	Vord	Status	Natas	
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes	
BYTE-OR	IENTED	OPERATIONS								
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2	
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2	
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2	
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2	
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2	
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4	
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4	
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2	
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4	
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4	
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2	
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4	
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4	
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2	
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2	
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1	
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None		
	0 u	f _d (destination) 2nd word		1111	ffff	ffff	ffff			
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None		
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N		
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N		
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N		
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N		
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2	
SUBFWB	f, d, a	Subtract f from WREG with Borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N		
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2	
SUBWFB		Subtract WREG from f with Borrow	1		10da	ffff	ffff	C, DC, Z, OV, N	-	
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4	
TSTFSZ	f. a	Test f, Skip if 0	1 (2 or 3)		011a	ffff	ffff	None	4 1, 2	
XORWF	, -	Exclusive OR WREG with f	1 (2 01 3)		1011a 10da		ffff		ı, ∠	
		PORT register is modified as a fu	-					$(2, \mathbf{N})$		

TABLE 29-2: PIC18F66K80 FAMILY INSTRUCTION SET

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

BnDLC (TX/RX Buffer n Data Length Code in Transmit Mode)420
BnDm (TX/RX Buffer n Data Field Byte m in Receive
Mode)418 BnDm (TX/RX Buffer n Data Field Byte m in Transmit
Mode)418 BnEIDH (TX/RX Buffer n Extended Identifier, High Byte
in Receive Mode)417 BnEIDH (TX/RX Buffer n Extended Identifier, High Byte
in Transmit Mode)417 BnEIDL (TX/RX Buffer n Extended Identifier, Low Byte in
Receive Mode)
BnSIDH (TX/RX Buffer n Standard Identifier, High Byte
in Receive Mode)415 BnSIDH (TX/RX Buffer n Standard Identifier, High Byte
in Transmit Mode)
BnSIDL (TX/RX Buffer n Standard Identifier, Low Byte in
Receive Mode)
BRGCON1 (Baud Rate Control 1)
BRGCON2 (Baud Rate Control 2)
BSEL0 (Buffer Select 0)
CANCON (CAN Control)
CANSTAT (CAN Status)
CCP1CON (Enhanced Capture/Compare/PWM1 Con-
trol)
CCPPRxL (CCPx Period Low Byte)
CCPRxH (CCPx Period High Byte)255 CCPTMRS (CCP Timer Select)254, 267
CCPxCON (CCPx Control, CCP2-CCP5)
CIOCON (CAN I/O Control) 433
CMSTAT (Comparator Status)
CMxCON (Comparator Control x)
COMSTAT (CAN Communication Status)
CONFIG1H (Configuration 1 High)
CONFIG1L (Configuration 1 Low)459 CONFIG2H (Configuration 2 High)462
CONFIG2H (Configuration 2 High)
CONFIG3H (Configuration 3 High)
CONFIG4L (Configuration 4 Low)
CONFIG5H (Configuration 5 High) 466
CONFIG5L (Configuration 5 Low)
CONFIG6H (Configuration 6 High)
CONFIG6L (Configuration 6 Low)467 CONFIG7H (Configuration 7 High)470
CONFIG7E (Configuration 7 Figh)
CTMUCONH (CTMU Control High)
CTMUCONL (CTMU Control Low)
CTMUICON (CTMU Current Control) 238
CVRCON (Comparator Voltage Reference Control). 381
DEVID1 (Device ID 1)
DEVID2 (Device ID 2)471 ECANCON (Enhanced CAN Control)398
ECCP1AS (ECCP1 Auto-Shutdown Control)
ECCP1DEL (Enhanced PWM Control)
EECON1 (Data EEPROM Control 1)
EECON1 (EEPROM Control 1) 131
HLVDCON (High/Low-Voltage Detect Control)
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2)150 INTCON3 (Interrupt Control 3)151
IOCB (Interrupt-on-Change PORTB Control)
IPR1 (Peripheral Interrupt Priority 1)
IPR2 (Peripheral Interrupt Priority 2) 163
IPR3 (Peripheral Interrupt Priority 3)164

IDDA (Deripheral Interrupt Driority A)		-
IPR4 (Peripheral Interrupt Priority 4)	16	5
IPR5 (Peripheral Interrupt Priority 5) 10	66 43	6
MDCARH (Modulation High Carrier Control)	20	3
MDCARL (Modulation Low Carrier Control)	20	4
MDCON (Modulation Control Register)	20	1
MDSRC (Modulation Source Control)	20	2
MSEL0 (Mask Select 0)	42	6
MSEL1 (Mask Select 1)	42	7
MSEL2 (Mask Select 2)		
MSEL3 (Mask Select 3)	42	9
ODCON (Peripheral Open-Drain Control)		
OSCCON (Oscillator Control)	5	3
OSCCON2 (Oscillator Control 2)		
OSCTUNE (Oscillator Tuning)	5	5
PADCFG1 (Pad Configuration)		
PIE1 (Peripheral Interrupt Enable 1)	15	7
PIE2 (Peripheral Interrupt Enable 2)		
PIE3 (Peripheral Interrupt Enable 3)	15	9
PIE4 (Peripheral Interrupt Enable 4)		
PIE5 (Peripheral Interrupt Enable 5) 10	61 43	5
PIR1 (Peripheral Interrupt Request (Flag) 1)	15	2
PIR2 (Peripheral Interrupt Request (Flag) 2)	15	3
PIR3 (Peripheral Interrupt Request (Flag) 3)	15	4
PIR4 (Peripheral Interrupt Request (Flag) 4)	15	5
PIR5 (Peripheral Interrupt Request (Flag) 5) 1	56, 43	4
PMD0 (Peripheral Module Disable 0)		
PMD1 (Peripheral Module Disable 1)	/	4
PMD2 (Peripheral Module Disable 2)	7	3
PSPCON (Parallel Slave Port Control)		
PSTR1CON (Pulse Steering Control)	28	3
RCON (Reset Control)		
RCSTAx (Receive Status and Control)	33	5
REFOCON (Reference Oscillator Control)		
		2
RXB0CON (Receive Buffer 0 Control)	40	6
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control)	40 40	6 8
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control)	40 40	6 8
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code).	40 40 41	6 8 1
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m)	40 40 41 41	6 8 1 1
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m)	40 40 41 41	6 8 1 1
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie	40 40 41 41 er, Hig	6 8 1 1 h
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte)	40 40 41 41 er, Hig 41	6 8 1 1 h 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte)	40 40 41 41 er, Hig 41	6 8 1 1 h 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie	40 40 41 41 er, Hig 41 er, Lov	6 8 1 h 0 N
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41	6 8 1 h 0 v 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41	6 8 1 h 0 v 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie	40 40 41 er, Hig er, Hig er, Lov 41 er, Hig	6 8 1 1 h 0 <i>w</i> 0 h
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40	6811h0w0h9
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40	6811h0w0h9
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov	6811h0w0h9w
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Hig er, Lov 41	6811h0w0h9w0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Hig er, Lov 41	6811h0w0h9w0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Lov er, Lov 41 41	6811h0w0h9w02
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Firter Count) RXFBCONn (Receive Filter Buffer Control n) 	40 40 41 er, Hig 41 er, Lov 41 er, Lov er, Lov 41 41 42	6811h0w0h9w025
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Firter Count) RXFBCONn (Receive Filter Buffer Control n) 	40 40 41 er, Hig 41 er, Lov 41 er, Lov er, Lov 41 41 42	6811h0w0h9w025
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Firter Count) RXFBCONn (Receive Filter Buffer Control n) RXFCONn (Receive Filter Control n)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Lov 40 er, Lov 41 42 42	6811h0v0h9v0254
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Filter Count) RXFBCONn (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extended Receive Receive Filter N Extended Receive R	40 40 41 er, Hig er, Lov 41 er, Hig er, Lov er, Lov er, Lov er, 41 41 42 42 ed Ider	6811h0v0h9v0254
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Filter Count) RXFBCONn (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extended Receive Receive Filter N Extended Receive R	40 40 41 er, Hig er, Lov 41 er, Hig er, Lov er, Lov er, Lov er, 41 41 42 42 ed Ider	6811h0v0h9v0254
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Filter n Standard Identifie Byte) RXERRCNT (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 42 ed Ider 42	6811h0~0h9~0254-2
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Filter n Standard Identifie Byte) RXERRCNT (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 42 ed Ider 42 ed Ider	6811h0~0h9~0254-21-
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Filter n Standard Identifie Byte) RXERRCNT (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 42 ed Ider 42 ed Ider	6811h0~0h9~0254-21-
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Filter n Standard Identifie Byte) RXERRCNT (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte) RXFnEIDL (Receive Acceptance Filter n Extended tifier, Low Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 ed Ider 42 ed Ider 42 ed Ider	6811h0~0h9~0254-2-2
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Filter n Standard Identifie Byte) RXERRCNT (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte) RXFnEIDL (Receive Acceptance Filter n Standard Identifier, Low Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 ed Ider 42 ed Ider 42 ed Ider	6811h0 0 0 h9 0 0 2 5 4 - 2 - 2 -
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Filter n Standard Identifie Byte) RXERRCNT (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte) RXFnEIDL (Receive Acceptance Filter n Standard Identifier, Low Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 ed Ider 42 ed Ider 42 ed Ider	6811h0 0 0 h9 0 0 2 5 4 - 2 - 2 -
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Filter n Standard Identifie Byte) RXFBCONn (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte) 	40 40 41 er, Hig er, Lov 41 er, Hig er, Lov er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42	6811h0 0 0 h9 0 0 2 5 4 - 2 - 2 - 1
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Filter n Standard Identifie Byte) RXERRCNT (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Lov 41 er, Lov er, Lov 42 ed Ider 42 ed Ider	6811h0w0h9w0254i-2i-2i-1i-
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Filter n Standard Identifie Byte) RXERRCNT (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Lov 41 er, Lov er, Lov 42 ed Ider 42 ed Ider	6811h0w0h9w0254i-2i-2i-1i-
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Buffer n Standard Identifie Byte) RXFBCONn (Receive Filter n Standard Identifie Byte) RXFRCONn (Receive Filter Control n) RXFREIDH (Receive Acceptance Filter n Extended tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 ed Ider 42 rd Ider 42 rd Ider 42 rd Ider 42	6811h0w0h9w0254i-2i-2i-1i-1
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDM (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERSOND (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Buffer n Standard Identifie Byte) RXFBCONn (Receive Filter n Standard Identifie Byte) RXFRCONn (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDM (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERSOND (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Buffer n Standard Identifie Byte) RXFBCONn (Receive Filter n Standard Identifie Byte) RXFRCONn (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDM (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Buffer n Standard Identifie Byte) RXFBCONn (Receive Filter n Standard Identifie Byte) RXFRCONn (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFREIDH (Receive Acceptance Filter n Extended tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDM (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Buffer n Standard Identifie Byte) RXFBCONn (Receive Filter n Standard Identifie Byte) RXFRCONn (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXMnEIDH (Receive Acceptance Mask n Extendet Identifier Mask, High Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d3d
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDM (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Buffer n Standard Identifie Byte) RXFBCONn (Receive Filter n Standard Identifie Byte) RXFRCONn (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFREIDH (Receive Acceptance Filter n Extended tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d3d
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDH (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Filter n Standard Identifie Byte) RXFBCONn (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXMnEIDH (Receive Acceptance Mask n Extendet Identifier Mask, High Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, 40 er, 40 er, 40 er, 40 er, 42 ed Ider 42 ed Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDH (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Firter Control n) RXFRCONn (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXMnEIDH (Receive Acceptance Mask n Extendet tifier Mask, High Byte) RXMnEIDL (Receive Acceptance Mask n Extendet Mask, Low Byte) 	40 40 41 er, Hig 41 er, Hig 41 er, Hig 41 er, Hig 42 er, Lov 41 er, Lov 41 er, Lov 42 erd Ider 42 erd Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3d
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDH (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Buffer n Standard Identifie Byte) RXERCNT (Receive Filter n Standard Identifie Byte) RXFBCONn (Receive Filter Control n) RXFCONn (Receive Filter Control n) RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte) RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXMnEIDH (Receive Acceptance Mask n Extendet Identifier Mask, High Byte) 	40 40 41 er, Hig 41 er, Hig 41 er, Hig 41 er, Hig 42 er, Lov 41 er, Lov 41 er, Lov 42 erd Ider 42 erd Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3d
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDM (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Filter n Standard Identifie Byte) RXFBCONn (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXMnEIDH (Receive Acceptance Mask n Explanation Mask, High Byte) RXMnSIDH (Receive Acceptance Mask n Standard tifier Mask, Low Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 41 er, Hig 42 er, Lov er, Lov er, Lov er, 40 er, 40 er, 40 er, 41 dider 42 erd Ider 42 dider 42 dider 42 erd Ider 42 dider 42 erd Ider 42 erd Ider 	6811h0v0h9v0254h2h2h2h1h1d3d3d2
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDM (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Filter n Standard Identifie Byte) RXFBCONn (Receive Filter Control n)	40 40 41 er, Hig 41 er, Lov 41 er, Hig 41 er, Hig 42 er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 42 tende 42 tende 42 rd Ider 42 rd Ider 42 rd Ider 42 tende 42 rd Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3d2i-
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Filter n Standard Identifie Byte) RXFBCONn (Receive Filter Control n)	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 rd Ider 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 	6811h0w0h9w0254i-2i-1i-1d3d3d2i-3
 RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDM (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Filter n Standard Identifie Byte) RXFBCONn (Receive Filter Control n) RXFRCONn (Receive Filter Control n) RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte) RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte) RXMnEIDH (Receive Acceptance Mask n Explanation Mask, High Byte) RXMnSIDH (Receive Acceptance Mask n Standard tifier Mask, Low Byte) 	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 rd Ider 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 42 ctende 	6811h0w0h9w0254i-2i-1i-1d3d3d2i-3

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
From	: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Application (optional):		
Woul	d you like a reply?YN	
Devid	ce: PIC18F66K80 Family	Literature Number: DS39977F
Questions:		
1. What are the best features of this document?		
_		
_		
2. ⊦	How does this document meet your hardware and software development needs?	
-		
- 3. E	. Do you find the organization of this document easy to follow? If not, why?	
	, , , , , , , , , , , , , , , , , , , ,	
_		
4. V	Vhat additions to the document do you think would enhance the structure and subject?	
_		
5. V	What deletions from the document could be made without affecting the overall usefulness?	
_		
6. Is	Is there any incorrect or misleading information (what and where)?	
_		
_		
7. How would you improve this document?		
_		
_		