



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k80-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
bit 7	1 = 31.25 kH	z device clock is	derived from	y Source Selec 16 MHz INTOSC ITOSC 31 kHz (	source (divide-		I, HF-INTOSC
bit 6		luency Multiplie nabled			, ,		
bit 5-0	011111 = Ma • 0000001 000000 = Ce 111111	aximum frequer • •	ncy ; fast RC oscill	requency Tunir	-	d frequency	

#### REGISTER 3-3: OSCTUNE: OSCILLATOR TUNING REGISTER

#### 3.6.3 INTERNAL OSCILLATOR OUTPUT FREQUENCY AND TUNING

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 16 MHz. It can be adjusted in the user's application by writing to TUN<5:0> (OSCTUNE<5:0>) in the OSCTUNE register (Register 3-3).

When the OSCTUNE register is modified, the INTOSC (HF-INTOSC and MF-INTOSC) frequency will begin shifting to the new frequency. The oscillator will require some time to stabilize. Code execution continues during this shift and there is no indication that the shift has occurred.

The LF-INTOSC oscillator operates independently of the HF-INTOSC or the MF-INTOSC source. Any changes in the HF-INTOSC or the MF-INTOSC source, across voltage and temperature, are not necessarily reflected by changes in LF-INTOSC or vice versa. The frequency of LF-INTOSC is not affected by OSCTUNE.

#### 3.6.4 INTOSC FREQUENCY DRIFT

The INTOSC frequency may drift as VDD or temperature changes and can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. Depending on the device, this may have no effect on the LF-INTOSC clock source frequency.

Tuning INTOSC requires knowing when to make the adjustment, in which direction it should be made, and in some cases, how large a change is needed. Three compensation techniques are shown here.

### 3.6.4.1 Compensating with the EUSARTx

An adjustment may be required when the EUSARTx begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

### 3.6.4.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the SOSC oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is much greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

### 3.6.4.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free-running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

### 3.7 Reference Clock Output

In addition to the Fosc/4 clock output, in certain oscillator modes, the device clock in the PIC18F66K80 family can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 3-4). Setting the ROON bit (REFOCON<7>) makes the clock signal available on the REFO (RC3) pin. The RODIV<3:0> bits enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<5:4>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on RE3 when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for an EC or HS mode. If not, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.




FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 5-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



### 6.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Using the Access Bank for many of the core PIC18 instructions introduces a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode. Inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

#### 6.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset or the Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- Use of the Access Bank ('a' = 0)
- A file address argument that is less than or equal to 5Fh

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing) or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

#### 6.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit = 1), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 6-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 29.2.1** "Extended Instruction Syntax".


### FIGURE 6-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

**EXAMPLE INSTRUCTION:** ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

### When a = 0 and $f \ge 60h$ :

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and FFFh. This is the same as locations, F60h to FFFh, (Bank 15) of data memory.

Locations below 060h are not available in this addressing mode.



#### When a = 0 and $f \le 5Fh$ :

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

#### When a = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.

### **10.0 INTERRUPTS**

Members of the PIC18F66K80 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress.

The registers for controlling interrupt operation are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3, PIR4 and PIR5
- PIE1, PIE2, PIE3, PIE4 and PIE5
- IPR1, IPR2, IPR3, IPR4 and IPR5

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit Indicating that an interrupt event occurred
- Enable bit Enabling program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** Specifying high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits that enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate Global Interrupt Enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC<sup>®</sup> mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit that enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit that enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a low-priority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine (ISR), the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) that re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

**Note:** Do not use the MOVFF instruction to modify any of the Interrupt Control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

### REGISTER 10-13: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE/ FIFOFIE
bit 7		-					bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	IRXIE: Invali 1 = Interrupt	d Message Rec	eived Interrup	ot Flag bit			
	0 = Interrupt						
bit 6	•	Wake-up Activ	itv Interrupt FI	aq bit			
	1 = Interrupt 0 = Interrupt	t is enabled					
bit 5	ERRIE: Erro	or Interrupt Flag	bit (multiple s	ources in the (	COMSTAT regi	ister)	
	1 = Interrupt 0 = Interrupt	t is enabled			-	·	
bit 4	TXB2IE: Tra	nsmit Buffer 2 I	nterrupt Flag I	bit			
	1 = Interrupt 0 = Interrupt						
bit 3	TXB1IE: Tra	nsmit Buffer 1 I	nterrupt Flag I	bit			
	1 = Interrupt 0 = Interrupt						
bit 2	TXB0IE: Tra	nsmit Buffer 0 I	nterrupt Flag I	bit			
	1 = Interrupt 0 = Interrupt						
bit 1	RXB1IE: Re	ceive Buffer 1 I	nterrupt Flag b	bit			
	1 = Interrupt 0 = Interrupt						
bit 0	Bit operation Mode 0:	is dependent c	n the selected	d mode:			
	<b>RXB0IE</b> : Red 1 = Interrupt		nterrupt Flag b	bit			
	0 = Interrupt	t is disabled					
	Mode 1: Unimplemer	nted: Read as '	0'				
	Mode 2:						
		O Full Interrup	t Flag bit				
	1 = Interrupt						
	0 = Interrupt						

NOTES:

## 18.9 Measuring Temperature with the CTMU Module


The CTMU, along with an internal diode, can be used to measure the temperature. The A/D can be connected to the internal diode and the CTMU module can

source the current to the diode. The A/D reading will reflect the temperature. With the increase, the A/D readings will go low. This can be used for low-cost temperature measurement applications.

### EXAMPLE 18-6: ROUTINE FOR TEMPERATURE MEASUREMENT USING INTERNAL DIODE

<pre>// Initialize CTMU CTMUICON = 0x03; CTMUCONHbits.CTMUEN = 1; CTMUCONLbits.EDG1STAT = 1;</pre>	
<pre>// Initialize ADC ADCON0 = 0xE5; ADCON1 = 0x00; ADCON2 = 0xBE;</pre>	// Enable ADC and connect to Internal diode
ADCONObits.GO = 1; while(ADCONObits.GO); Temp = ADRES;	<pre>// Start conversion // Read ADC results (inversely proportional to temperature)</pre>

Note: The temperature diode is not calibrated or standardized; the user must calibrate the diode to their application.



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7				·			bit 0
Legend:							
R = Readat		W = Writable	bit	•	nented bit, read		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	lown
bit 7	ADFM: A/D R	esult Format S	elect bit				
	1 = Right justi 0 = Left justifie						
bit 6	Unimplement	ted: Read as '	)'				
bit 5-3	ACQT<2:0>:	A/D Acquisitior	n Time Select	bits			
	111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD						
	000 = 0 TAD <sup>(1</sup>						
bit 2-0	111 = FRC (cl 110 = Fosc/6 101 = Fosc/1 100 = Fosc/4	6 ock derived fro 2	m A/D RC osc	sillator) <sup>(1)</sup>			

#### REGISTER 23-3: ADCON2: A/D CONTROL REGISTER 2

**Note 1:** If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

### 23.3 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the Charge Holding (CHOLD) capacitor must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 23-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD).

The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected or changed, the channel must be sampled for at least the minimum acquisition time before starting a conversion.

**Note:** When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 23-1 can be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 23-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
Vdd	=	$3V \rightarrow Rss = 2 \ k\Omega$
Temperature	=	85°C (system max.)

#### EQUATION 23-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

#### EQUATION 23-2: A/D MINIMUM CHARGING TIME

 $VHOLD = (VREF - (VREF/2048)) \cdot (1 - e^{(-TC/CHOLD(RIC + RSS + RS))})$ or  $TC = -(CHOLD)(RIC + RSS + RS) \ln(1/2048)$ 

#### EQUATION 23-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ature c	coefficient is only required for temperatures $> 25^{\circ}$ C. Below $25^{\circ}$ C, TCOFF = 0 ms.
Тс	=	-(ChOLD)(RIC + Rss + Rs) ln(1/2048) $\mu$ s -(25 pF) (1 k $\Omega$ + 2 k $\Omega$ + 2.5 k $\Omega$ ) ln(0.0004883) $\mu$ s 1.05 $\mu$ s
TACQ	=	0.2 μs + 1.05 μs + 1.2 μs 2.45 μs

Mode 0	R-1	R-0	R-0	R-0	R-0	R-0	R-0	U-0
vioae u	OPMODE2 <sup>(1)</sup>	OPMODE1 <sup>(1)</sup>	OPMODE0 <sup>(1)</sup>	_	ICODE2	ICODE1	ICODE0	—
	R-1	R-0	R-0	R-0	R-0	R-0	R-0	R-0
Node 1,2		OPMODE1 <sup>(1)</sup>		EICODE4	EICODE3	EICODE2	EICODE1	EICODE
	bit 7							bi
Legend:								
R = Readab	le bit		W = Writable bit		U = Unimp	lemented bit	read as '0	
-n = Value a			'1' = Bit is set		'0' = Bit is o		x = Bit is u	
bit 7-5			Iode Status bits <sup>(*</sup>	1)				
	111 = Reserve	•						
	110 = Reserve							
	101 = Reserve							
	100 = Configur							
	011 = Listen O	nly mode						
	010 = Loopbac							
	001 = Disable/							
	000 <b>= Normal</b> r	mode						
bit 4	Mode 0:							
	Unimplemente	ed: Read as '0	,					
bit 3-1,4-0		nterrupt Code	bits					
	When an interrindicates the so	rupt occurs, a ource of the in	prioritized code terrupt. By copyi ), it is possible to	ing ICOD	E<3:1> to W	/IN<3:0> (M	ode 0) or El	ICODE<4:
	When an interr indicates the so to EWIN<4:0> (	rupt occurs, a ource of the in (Mode 1 and 2	prioritized code terrupt. By copyi ), it is possible to e example. To sin	ing ICOD	E<3:1> to W correct buff description,	/IN<3:0> (Me er to map int	ode 0) or El o the Acces g table lists a	ICODE<4: s Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2	rupt occurs, a ource of the in (Mode 1 and 2	prioritized code terrupt. By copyi ), it is possible to example. To sin <b>Mode 0</b>	ing ICOD	E<3:1> to W correct buff description, <b>Mode 1</b>	/IN<3:0> (Me er to map int	ode 0) or El o the Acces g table lists a <b>Mode 2</b>	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000	ing ICOD	E<3:1> to W correct buff description, <b>Mode 1</b> 00000	/IN<3:0> (Me er to map int	ode 0) or El o the Acces g table lists a <b>Mode 2</b> 00000	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 00010	ing ICOD	E<3:1> to W correct buff description, <b>Mode 1</b> 00000 00010	/IN<3:0> (Me er to map int	ode 0) or El o the Acces g table lists a <b>Mode 2</b> 00000 00010	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt	prioritized code terrupt. By copyi ), it is possible to example. To sin <b>Mode 0</b> 00000 00010 00100	ing ICOD	E<3:1> to W correct buff description, Mode 1 00000 00010 00100	/IN<3:0> (Me er to map int	ode 0) or El o the Acces g table lists a <b>Mode 2</b> 00000 00010 00100	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 00010 00100 00110	ing ICOD	E<3:1> to W correct buff description, <b>Mode 1</b> 00000 00010 00100 00110	/IN<3:0> (Me er to map int	ode 0) or El           o the Acces           g table lists a           Mode 2           00000           00010           00100           00110	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt TXB0 interrupt	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt	prioritized code terrupt. By copyi ), it is possible to example. To sin <b>Mode 0</b> 00000 00010 00100 00110 01000	ing ICOD	E<3:1> to W correct buff description, Mode 1 00000 00010 00100 00110 01000	/IN<3:0> (Me er to map int	ode 0) or El o the Acces g table lists a <b>Mode 2</b> 00000 00010 00100	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt	prioritized code terrupt. By copyi ), it is possible to example. To sin <b>Mode 0</b> 00000 00010 00100 00110 01000 01010	ing ICOD	E<3:1> to W e correct buff description, Mode 1 00000 00010 00100 00110 01000 10001	/IN<3:0> (Me er to map int	ode 0) or El           o the Access           table lists a           Mode 2           00000           00100           00100           00100           01000	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt	prioritized code terrupt. By copyi ), it is possible to example. To sin <b>Mode 0</b> 00000 00100 00100 00110 01000 01010 01010	ing ICOD	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00110 01000 10001 10001	/IN<3:0> (Me er to map int	ode 0) or El           o the Access           table lists a           Mode 2           00000           00100           00100           00100           01000           10000	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt Wake-up interr	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt	prioritized code terrupt. By copyi ), it is possible to example. To sin <b>Mode 0</b> 00000 00010 00100 00110 01000 01010	ing ICOD	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00110 01000 10001 10000 01110	/IN<3:0> (Me er to map int	ode 0) or El           o the Access           table lists a           Mode 2           00000           0010           00100           00110           01000           0110           01000           01110           01000	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt Wake-up interrupt RXB0 interrupt	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 0010 00100 00110 01000 01010 01010 01000	ing ICOD	E<3:1> to W e correct buff description, Mode 1 00000 00100 00100 00110 01000 10001 10001	/IN<3:0> (Me er to map int	ode 0) or El           o the Access           table lists a           Mode 2           00000           0010           00100           00100           00110           01000              10000           01110           10000	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt Wake-up interr	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 0010 00100 00110 01000 01010 01010 01000	ing ICOD	E<3:1> to W e correct buff description, 00000 00100 00100 00110 01000 10001 10000 01110 10000	/IN<3:0> (Me er to map int	ode 0) or El           o the Access           table lists a           Mode 2           00000           0010           00100           00110           01000           0110           10000           01110           10000           10000           10000           10010 <sup>(2)</sup>	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt Wake-up interrupt RXB0 interrupt RXB1 interrupt	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt upt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 0010 00100 00110 01000 01010 01010 01000	ing ICOD	E<3:1> to W e correct buff description, 00000 00100 00100 00110 01000 10001 10000 01110 10000 10001	/IN<3:0> (Me er to map int	ode 0) or El           o the Access           table lists a           Mode 2           00000           0010           00100           00110           01000           0110           01000           01100           10000           01110           10000           10000	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt Wake-up interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt upt rupt rupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 0010 00100 00110 01000 01010 01010 01000	ing ICOD	E<3:1> to W e correct buff description, 00000 00100 00100 00110 01000 10001 10000 01110 10000 10001 10001 10010	/IN<3:0> (Me er to map int	ode 0) or El         o the Access         table lists a         Mode 2         00000         0010         00100         00100         01000         01100         01000         01110         10000         00100         10000         10010(2)         10011(2)         10100(2)         10100(2)	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RX/TX B0 inter RX/TX B1 inter RX/TX B1 inter RX/TX B1 inter	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt interrupt rupt rupt rupt rupt rupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 0010 00100 00110 01000 01010 01010 01000	ing ICOD	E<3:1> to W e correct buff description, 00000 0010 00100 00100 00110 10000 10001 10000 10001 10000 10001 10010 10011	/IN<3:0> (Me er to map int	ode 0) or El         o the Access         table lists a         Mode 2         00000         0010         00100         00100         01000         01100         01000         01110         10000         10010         10011(2)         10011(2)         10100(2)         10101(2)         10101(2)	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RX/TX B1 inter RX/TX B1 inter	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt interrupt rupt rupt rupt rupt rupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 0010 00100 00110 01000 01010 01010 01000	ing ICOD	E<3:1> to W e correct buff description, 00000 0010 00100 00100 00110 01000 10001 10000 10001 10010 10011 10100	/IN<3:0> (Me er to map int	ode 0) or El         o the Access         table lists a <b>Mode 2</b> 00000         0010         00100         00100         01000         0110         01000         0110         00000         0110         00000         01100         10000         10010(2)         10011(2)         10101(2)         10110(2)	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RXB1 interrupt RX/TX B0 inter RX/TX B1 inter RX/TX B1 inter RX/TX B1 inter	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt upt rupt rupt rupt rupt rupt rupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 0010 00100 00110 01000 01010 01010 01000	ing ICOD	E<3:1> to W correct buff description, Mode 1 00000 00100 00100 00100 00110 10000 10001 10000 10001 10010 10011 10100 10101	/IN<3:0> (Me er to map int	ode 0) or El         o the Access         table lists a         Mode 2         00000         0010         00100         00100         01000         01100         01000         01110         10000         10010         10011(2)         10011(2)         10100(2)         10101(2)         10101(2)	ICODE<4: is Bank are
bit 0	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB0 interrupt RXB0 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RX/TX B0 inter RX/TX B1 inter RX/TX B1 inter RX/TX B1 inter RX/TX B3 inter RX/TX B4 inter RX/TX B5 inter	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt interrupt rupt rupt rupt rupt rupt rupt rupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 00100 00100 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010	ing ICOD	E<3:1> to W ecorrect buff description, Mode 1 00000 00100 00100 00110 00001 10000 10001 10000 10001 10010 10011 10100 10101 10110	/IN<3:0> (Me er to map int	ode 0) or El         o the Access         table lists a <b>Mode 2</b> 00000         0010         00100         00100         01000         0110         01000         0110         00000         0110         00000         01100         10000         10010(2)         10011(2)         10101(2)         10110(2)	ICODE<4: is Bank are
bit 0	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RX/TX B0 inter RX/TX B1 inter	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt interrupt rupt rupt rupt rupt rupt rupt rupt	prioritized code terrupt. By copyi ), it is possible to e example. To sin <b>Mode 0</b> 00000 00100 00100 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010	ing ICOD	E<3:1> to W ecorrect buff description, Mode 1 00000 00100 00100 00110 00001 10000 10001 10000 10001 10010 10011 10100 10101 10110	/IN<3:0> (Me er to map int	ode 0) or El         o the Access         table lists a <b>Mode 2</b> 00000         0010         00100         00100         01000         0110         01000         0110         00000         0110         00000         01100         10000         10010(2)         10011(2)         10101(2)         10110(2)	ICODE<4: is Bank are
	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt TXB0 interrupt RXB1 interrupt RXB0 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RX/TX B1 inter RX/TX B1 inter	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt upt rupt rupt rupt rupt rupt rupt	prioritized coder terrupt. By copyi ), it is possible to example. To sin <b>Mode 0</b> 00000 00100 00100 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 00000 00000 00000 00000 00000 00000 0000	ing ICOD	E<3:1> to W ecorrect buff description, Mode 1 00000 00100 00100 00110 00001 10000 10001 10000 10001 10010 10011 10100 10101 10110	/IN<3:0> (Me er to map int	ode 0) or El         o the Access         table lists a <b>Mode 2</b> 00000         0010         00100         00100         01000         0110         01000         0110         00000         0110         00000         01100         10000         10010(2)         10011(2)         10101(2)         10110(2)	ICODE<4: s Bank are
bit 0 bit 4-0	When an interr indicates the so to EWIN<4:0> ( See Example 2 No interrupt CAN bus error TXB2 interrupt TXB1 interrupt RXB1 interrupt RXB0 interrupt RXB0 interrupt RXB0 interrupt RXB1 interrupt RXB1 interrupt RX/TX B0 inter RX/TX B1 inter	rupt occurs, a ource of the in (Mode 1 and 2 27-2 for a code interrupt upt rupt rupt rupt rupt rupt rupt	prioritized coder terrupt. By copyi ), it is possible to example. To sin <b>Mode 0</b> 00000 00100 00100 01000 01010 01000 01010 01000 01010 01000 01010 01000 01010 01000 00000 00000 00000 00000 00000 00000 0000	ing ICOD	E<3:1> to W ecorrect buff description, Mode 1 00000 00100 00100 00110 00001 10000 10001 10000 10001 10010 10011 10100 10101 10110	/IN<3:0> (Me er to map int	ode 0) or El         o the Access         table lists a <b>Mode 2</b> 00000         0010         00100         00100         01000         0110         01000         0110         00000         0110         00000         01100         10000         10010(2)         10011(2)         10101(2)         10110(2)	ICODE<4: is Bank are

#### REGISTER 27-2: CANSTAT: CAN STATUS REGISTER

**Note 1:** To achieve maximum power saving and/or able to wake-up on CAN bus activity, switch the CAN module in Disable/Sleep mode before putting the device to Sleep.

2: If the buffer is configured as a receiver, the EICODE bits will contain '10000' upon interrupt.

## $\label{eq:register27-26:BnSIDL: TX/RX BUFFER `n' STANDARD IDENTIFIER REGISTERS, \\ LOW BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x
SID2	SID1	SID0	SRR	EXIDE	_	EID17	EID16
bit 7			-				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 4	SRR: Substitu	ntifier bits, EID <sup>.</sup> ute Remote Tra ays '1' when E2	insmission Re	equest bit	of RXRTRRO (	BnCON<5>) w	hen EXID = 0.
bit 3	1 = Received	ided Identifier E message is an message is a s	extended ide	•	61D<10:0> are E	EID<28:18>)	
bit 2	Unimplemen	ted: Read as '	0'				
bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
Note 1: The	ese registers are	e available in M	lode 1 and 2	only.			

### 

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0	—	EXIDE		EID17	EID16	
bit 7 bit 0								

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5	SID<2:0>: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0)
	Extended Identifier bits, EID<20:18> (if EXIDE = 1).
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	<ul> <li>1 = Message will transmit extended ID, SID&lt;10:0&gt; bits become EID&lt;28:18&gt;</li> <li>0 = Received will transmit standard ID, EID&lt;17:0&gt; are ignored</li> </ul>
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

### REGISTER 27-35: BnDLC: TX/RX BUFFER 'n' DATA LENGTH CODE REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, TXnEN (BSEL<n>) = 1]^{(1)}$

U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x			
_	TXRTR	—	_	DLC3	DLC2	DLC1	DLC0			
bit 7					•		bit 0			
Legend:										
R = Reada	ble bit	W = Writable k	oit	U = Unimplei	mented bit, read	l as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown			
bit 7	Unimplemen	ted: Read as 'o	)'							
bit 6	TXRTR: Tran	smitter Remote	Transmission	n Request bit						
		1 = Transmitted message will have the RTR bit set								
	0 = Transmitt	ed message wil	I have the RT	R bit cleared						
bit 5-4	Unimplemen	ted: Read as '0	)'							
bit 3-0	<b>DLC&lt;3:0&gt;:</b> D	ata Length Cod	le bits							
	1111-1001 =	Reserved								
		length = 8 bytes								
		length = 7 bytes								
		length = 6 bytes length = 5 bytes								
		length = 4 bytes								
		length = 3 bytes								
		length = 2 bytes	5							
		length = 1 byte								
	0000 <b>= Data</b>	length = 0 bytes	5							

**Note 1:** These registers are available in Mode 1 and 2 only.

### REGISTER 27-36: BSEL0: BUFFER SELECT REGISTER 0<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
B5TXEN	B4TXEN	<b>B3TXEN</b>	B2TXEN	B1TXEN	<b>B0TXEN</b>	—	—
bit 7				•			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 **B<5:0>TXEN:** Buffer 5 to Buffer 0 Transmit Enable bits 1 = Buffer is configured in Transmit mode 0 = Buffer is configured in Receive mode

bit 1-0 Unimplemented: Read as '0'

**Note 1:** These registers are available in Mode 1 and 2 only.

LFS	R	Load FSR						
Synt	ax:	LFSR f, k	LFSR f, k					
Operands:		$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$					
Operation:		$k\toFSRf$						
Status Affected:		None						
Encoding:		1110 1111	1110 0000	00f: k <sub>7</sub> kk				
Description:			The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'.					
Words:		2						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k' MSB	Proce Data		Write literal 'k' MSB to FSRfH			
	Decode	Read literal 'k' LSB	I Process Data		Write literal k' to FSRfL			
Exar	nple:	LFSR 2,	3ABh					

MOVF	Move f						
Syntax:	MOVF f{	,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	$f \to \text{dest}$						
Status Affected:	N, Z						
Encoding:	0101	00da	ffff	ffff			
Description:	The conten a destinatio status of 'd' placed in W placed bacl Location 'f' 256-byte ba	n depen . If 'd' is /. If 'd' is k in regis can be a	dent upon '0', the res '1', the res ter 'f' (defa	the sult is sult is ault).			
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.					
	set is enabl in Indexed mode wher Section 29 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	1	Q4			
Decode	Read register 'f'	Proce Data		Write W			
Example:		EG, 0,	0				
Before Instruc REG W	tion = 22 = FF						
After Instructio REG W	on = 22 = 22						

#### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended) (Continued)

PIC18F66K80 Family (Industrial/Extended)		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$					
Param No.	Device	Тур	Max	Units		Conditions	
	Supply Current (IDD)	Cont. <sup>(2,3)</sup>					
	PIC18LFXXK80	270	600	μA	-40°C		
		270	600	μA	+25°C		
		270	600	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled	
		300	700	μA	+85°C		
		320	850	μA	+125°C		
	PIC18LFXXK80	540	1000	μA	-40°C		
		540	1000	μA	+25°C	(4)	
		540	1000	μA	+60°C	$V_{DD} = 3.3V^{(4)}$	
		550	1100	μA	+85°C	Regulator Disabled	
		560	1200	μA	+125°C		Fosc = 4 MHz
	PIC18FXXK80	566	1020	μA	-40°C		(PRI_RUN mode, EC oscillator)
		585	1020	μA	+25°C		
		590	1020	μA	+60°C	V <sub>DD</sub> = 3.3V <sup>(5)</sup> Regulator Enabled	
		595	1120	μA	+85°C		
		600	1220	μA	+125°C		
	PIC18FXXK80	630	2000	μA	-40°C		
		630	2000	μA	+25°C		
		630	2000	μA	+60°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled	
		640	2000	μA	+85°C		
		650	2000	μA	+125°C		

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;


MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

### 31.6.3 TIMING DIAGRAMS AND SPECIFICATIONS

### FIGURE 31-4: EXTERNAL CLOCK TIMING



#### TABLE 31-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	64	MHz	EC, ECIO Oscillator mode
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHz	RC Oscillator mode
			0.1	4	MHz	XT Oscillator mode
			4	16	MHz	HS Oscillator mode
			4	16	MHz	HS + PLL Oscillator mode
			5	33	kHz	LP Oscillator mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	15.6	_	ns	EC, ECIO Oscillator mode
		Oscillator Period <sup>(1)</sup>	250	—	ns	RC Oscillator mode
			250	10,000	ns	XT Oscillator mode
			40 62.5	250 250	ns ns	HS Oscillator mode HS + PLL Oscillator mode
			5	200	μS	LP Oscillator mode
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	62.5	_	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	_	ns	XT Oscillator mode
	TosH	High or Low Time	2.5	—	μS	LP Oscillator mode
			10	—	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1)		20	ns	XT Oscillator mode
	TosF	Rise or Fall Time	—	50	ns	LP Oscillator mode
			—	7.5	ns	HS Oscillator mode

**Note 1:** Instruction cycle period (Tcr) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

### 0

74 51
51
51
51
51
60
51
51
51
51
51
51
57
84
56
57
09
23

### Ρ

P1A/P1B/P1C/P1D.See Enhanced Capture/Compare		
(ECCP)	2	271
Packaging	5	581
Details	5	583
Marking		
Parallel Slave Port (PSP)	1	92
Associated Registers		
PORTD	1	92
Pin Functions		
(Overline)MCLR/RE3		24
AVDD		43
AVss		43
MCLR/RE3		18
MCLR/RE3		33
OSC1/CLKIN/RA718,	24,	33
OSC2/CLKOUT/RA618,	24,	33
RA0/CVREF/AN0/ULPWU	19,	25
RA0/CVREF/AN0/ULPWU		34
RA1/AN1		
RA1/AN1/C1INC	25,	34
RA2/REF-/AN2		19
RA2/VREF-/AN2//C2INC		34
RA2/VREF-/AN2/C2INC		25
RA3/Vref+/AN3	19,	25
RA3/Vref+/AN3		
RA5/AN4/C2INB/HLVDIN/T1CKI/SS/CTMUI		
RA5/AN4/HLVDIN/T1CKI/SS		
RB0/AN10/C1INA/FLT0/INT0		
RB0/AN10/FLT0/INT0	26,	35
RB1/AN8/C1INB/P1B/CTDIN/INT1		20
RB1/AN8/CTDIN/INT1		
RB2/CANTX/C1OUT/P1C/CTED1/INT2		
RB2/CANTX/CTED1/INT2	26,	35
RB3/CANRX/C2OUT/P1D/CTED2/INT3		
RB3/CANRX/CTED2/INT3		
RB4/AN9/C2INA/ECCP1/P1A/CTPLS/KBI0		
RB4/AN9/CTPLS/KBI0		
RB5/T0CKI/T3CKI/CCP5/KBI121,	26,	35
RB6/PGC/KBI2		
RB6/PGC/TX2/CK2/KBI2		21
RB7/PGD/T3G/KBI3	,	
RB7/PGD/T3G/RX2/DT2/KBI3		21
RC0/SOSCO/SCLKI	28,	37
RC1/SOSC		28

	RC1/SOSCI		22	37
	RC2/T1G/CCP2			
	RC3/REFO/SCL/SCK			
	RC4/SDA/SDI			
	RC5/SDO			
	RC6/CANTX/TX1/CK1/CCP3			
	RC6/CCP3			
	RC7/CANRX/RX1/DT1/CCP4			
	RC7/CCP4			
	RD0/C1INA/PSP0			
	RD1/C1INB/PSP1			
	RD2/C2INA/PSP2		30,	38
	RD3/C2INB/CTMUI/PSP3		30,	38
	RD4/ECCP1/P1A/PSP4		30,	38
	RD5/P1B/PSP5			
	RD6/P1C/PSP6		,	
	RD6/TX2/CK2/P1C/PSP6			
	RD7/P1D/PSP7			
	RD7/RX2/DT2/P1D/PSP7			
	RE0/AN5/RD			
	RE1/AN6/C1OUT/wr		,	
	RE2/AN7/C2OUT/CS			
	RE4/CANRX			40
	RE5/CANTX			40
	RE6/RX2/DT2			40
	RE7/TX2/CK2			40
	RF0/MDMIN			41
	RF1			
	RF2/MDCIN1			
	RF3			
	RF4/MDCIN2			
	RF5			
	RF6/MDOUT			
	RF7			
	RG0/RX1/DT1			42
	RG1/CANTX2			42
	RG2/T3CKI			42
	RG3/TX1/CK1			42
	RG4/T0CKI			42
	VDD		32,	43
	VDDCORE/VCAP	23.	32.	43
	Vss			
PLL	•00	20,	02,	40
1	Frequency Multiplier			50
	HSPLL and ECPLL Oscillator Modes			
	Use with HF-INTOSC			
	Lock Time-out			
	)		5	512
	R. See Power-on Reset.			
POF				
			1	76
	RTA			
	RTA Associated Registers LATA Register		1	75
	RTA Associated Registers LATA Register PORTA Register		1 1	75 75
POF	RTA Associated Registers LATA Register PORTA Register TRISA Register		1 1	75 75
POF	RTA Associated Registers LATA Register PORTA Register TRISA Register RTB		1 1 1	75 75 75
POF	RTA Associated Registers LATA Register PORTA Register TRISA Register RTB Associated Registers	· · · · · · · · · · · · · · · · · · ·	1 1 1	75 75 75 80
POF	RTA Associated Registers LATA Register PORTA Register TRISA Register RTB Associated Registers LATB Register		1 1 1 1 1	75 75 75 80 77
POF	RTA Associated Registers LATA Register PORTA Register TRISA Register RTB Associated Registers LATB Register PORTB Register		1 1 1 1 1	75 75 75 80 77 77
POF	ATA Associated Registers LATA Register PORTA Register TRISA Register TB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	)	1 1 1 1 1 1	75 75 75 80 77 77 77
	ATA Associated Registers LATA Register PORTA Register TRISA Register TB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register	)	1 1 1 1 1 1	75 75 75 80 77 77 77
POF	RTA Associated Registers LATA Register PORTA Register TRISA Register RTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register	)	1 1 1 1 1 1	75 75 75 80 77 77 77 77
	Ara Associated Registers LATA Register PORTA Register TRISA Register Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register Associated Registers	)	1 1 1 1 1 1 1	75 75 75 80 77 77 77 77 83
	Ara Associated Registers LATA Register PORTA Register TRISA Register Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register Associated Registers LATC Register	)	1 1 1 1 1 1 1	75 75 75 80 77 77 77 77 83 81
	RTA Associated Registers LATA Register PORTA Register TRISA Register RTB Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register RTC Associated Registers LATC Register PORTC Register	)	1 1 1 1 1 1 1 1	75 75 75 80 77 77 77 77 83 81 81
	Ara Associated Registers LATA Register PORTA Register TRISA Register Associated Registers LATB Register PORTB Register RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) TRISB Register Associated Registers LATC Register	)	1 1 1 1 1 1 1 1	75 75 75 80 77 77 77 77 83 81 81

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

#### ISBN: 978-1-62076-074-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.