



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k80-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-5:	PIC18F4XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

	Pin N	umber	<b>_</b> .	Buffer			
Pin Name	PDIP	QFN/ TQFP	Pin Type	Витег Туре	Description		
					PORTB is a bidirectional I/O port.		
RB0/AN10/FLT0/INT0	33	8					
RB0			I/O	ST/	Digital I/O.		
				CMOS			
AN10			I	Analog	Analog Input 10.		
FLT0			I	ST	Enhanced PWM Fault input for ECCP1.		
INT0				ST	External Interrupt 0.		
RB1/AN8/CTDIN/INT1	34	9					
RB1			I/O	ST/ CMOS	Digital I/O.		
AN8			I	Analog	Analog Input 8.		
CTDIN			I	ST	CTMU pulse delay input.		
INT1			I	ST	External Interrupt 1.		
RB2/CANTX/CTED1/ INT2	35	10					
RB2			I/O	ST/ CMOS	Digital I/O.		
CANTX			0	CMOS	CAN bus TX.		
CTED1			I	ST	CTMU Edge 1 input.		
INT2			I	ST	External Interrupt 2.		
RB3/CANRX/CTED2/ INT3	36	11					
RB3			I/O	ST/ CMOS	Digital I/O.		
CANRX			I	ST	CAN bus RX.		
CTED2			I	ST	CTMU Edge 2 input.		
INT3			I	ST	External Interrupt 3.		
RB4/AN9/CTPLS/KBI0	37	14					
RB4			I/O	ST/ CMOS	Digital I/O.		
AN9			I	Analog	Analog Input 9.		
CTPLS			0	ST	CTMU pulse generator output.		
KBI0			I	ST	Interrupt-on-change pin.		
RB5/T0CKI/T3CKI/CCP5/ KBI1	38	15					
RB5			I/O	ST/ CMOS	Digital I/O.		
TOCKI			I	ST	Timer0 external clock input.		
ТЗСКІ			I	ST	Timer3 external clock input.		
CCP5			I/O	ST	Capture 5 input/Compare 5 output/PWM5 output.		
KBI1			I	ST	Interrupt-on-change pin.		
<b>Legend:</b> $I^2C^{TM} = I^2C/SM$ ST = Schmitt I = Input P = Power				1OS level	CMOS = CMOS compatible input or output s Analog = Analog input O = Output		

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0** "Power-Managed Modes".

- Note 1: The Timer1/3/5/7 oscillator must be enabled to select the secondary clock source. The Timerx oscillator is enabled by setting the SOSCEN bit in the Timerx Control register (TxCON<3>). If the Timerx oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
  - 2: It is recommended that the Timerx oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timerx oscillator starts.

#### 3.3.2.1 System Clock Selection and Device Resets

Since the SCSx bits are cleared on all forms of Reset, this means the primary oscillator defined by the FOSC<3:0> Configuration bits is used as the primary clock source on device Resets. This could either be the internal oscillator block by itself, or one of the other primary clock sources (HS, EC, XT, LP, External RC and PLL-enabled modes).

In those cases when the internal oscillator block, without PLL, is the default clock on Reset, the Fast RC Oscillator (INTOSC) will be used as the device clock source. It will initially start at 8 MHz; the postscaler selection that corresponds to the Reset value of the IRCF<2:0> bits ('110').

Regardless of which primary oscillator is selected, INTOSC will always be enabled on device power-up. It serves as the clock source until the device has loaded its configuration values from memory. It is at this point that the FOSCx Configuration bits are read and the oscillator selection of the operational mode is made.

Note that either the primary clock source or the internal oscillator will have two bit setting options for the possible values of the SCS<1:0> bits, at any given time.

### 3.3.3 OSCILLATOR TRANSITIONS

PIC18F66K80 family devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in Section 4.1.2 "Entering Power-Managed Modes".

### 3.4 RC Oscillator

For timing-insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors:


- · Supply voltage
- Values of the external resistor (REXT) and capacitor (CEXT)
- · Operating temperature

Given the same device, operating voltage and temperature, and component values, there will also be unit to unit frequency variations. These are due to factors such as:

- · Normal manufacturing variation
- Difference in lead frame capacitance between package types (especially for low CEXT values)
- Variations within the tolerance of the limits of  $\ensuremath{\mathsf{Rext}}$  and  $\ensuremath{\mathsf{Cext}}$

In the RC Oscillator mode, the oscillator frequency, divided by 4, is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-2 shows how the R/C combination is connected.






The RCIO Oscillator mode (Figure 3-3) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

### FIGURE 3-3: RCIO OSO








FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 5-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



#### 6.1.3.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit (CONFIG4L<0>). When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

#### 6.1.4 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 6-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

#### EXAMPLE 6-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1	;RESTORE VALUES SAVED
RETURN FAST	;IN FAST REGISTER STACK

#### 6.1.5 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

#### 6.1.5.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the Program Counter. An example is shown in Example 6-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value, 'nn', to the calling function.

The offset value (in WREG) specifies the number of bytes that the Program Counter should advance and should be multiples of two (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### EXAMPLE 6-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET, W
	CALL	TABLE
ORG	nn00h	
TABLE	ADDWF	PCL
	RETLW	nnh
	RETLW	nnh
	RETLW	nnh

### 6.1.5.2 Table Reads

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory one byte at a time.

The table read operation is discussed further in **Section 7.1 "Table Reads and Table Writes**".

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP/ FIFOFIE	
bit 7							bit	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle		x = Bit is unk	nown	
bit 7		id Message Rec	ceived Interrup	ot Priority bits				
	1 = High pri 0 = Low pric	•						
bit 6	-	Wake-up Activ	ity Interrupt Pr	riority bit				
	1 = High pri	ority		·				
	0 = Low price							
bit 5		N Bus Error Inte	errupt Priority I	oit				
	1 = High pri 0 = Low pric	2						
bit 4	•	insmit Buffer 2 I	nterrupt Priori	tv bit				
	1 = High pri			,				
	0 = Low price	-						
bit 3		Insmit Buffer 1 I	nterrupt Priori	ty bit				
	1 = High pri 0 = Low pric							
bit 2	-	insmit Buffer 0 I	nterrupt Priori	tv bit				
	1 = High pri			.,				
	0 = Low price	ority						
bit 1		ceive Buffer 1 I	nterrupt Priorit	y bit				
	<u>Mode 0:</u> 1 = High pri	ority for Receive	a Buffor 1					
	<b>U</b> 1	ority for Receive						
	Modes 1 and							
		ority for receive ority for received						
bit 0	-	OFIP: Receive	-	unt Priority hit				
Sit 0	Mode 0:		Daner o Intern	apt i nonty bit				
	1 = High pri	priority for Receive Buffer 0						
	-	ority for Receive	e Buffer 0					
	<u>Mode 1:</u> Unimpleme	nted: Read as '	0'					
	Mode 2:							
		FO Full Interrup	t Flag bit					
	1 = High pri 0 = Low pric							
		Jing						

### REGISTER 10-18: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
ANCON1	_	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8

### TABLE 11-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: Shaded cells are not used by PORTB.

### 16.3 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 16.3). When the RD16 control bit (T3CON<1>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides users with the ability to accurately read all 16 bits of Timer3 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows users to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

### 16.4 Using the SOSC Oscillator as the Timer3 Clock Source

The SOSC internal oscillator may be used as the clock source for Timer3. It can be enabled in one of these ways:

- Setting the SOSCEN bit in either the T1CON or T3CON register (TxCON<3>)
- Setting the SOSCGO bit in the OSCCON2 register (OSCCON2<3>)
- Setting the SCSx bits to secondary clock source in the OSCCON register (OSCCON<1:0> = 01)

The SOSCGO bit is used to warm up the SOSC so that it is ready before any peripheral requests it.


To use it as the Timer3 clock source, the TMR3CSx bits must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The SOSC oscillator is described in **Section 14.5** "SOSC Oscillator".

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7				•		·	bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7-6	<u>If CCP1M&lt;3</u> xx = P1A a <u>If CCP1M&lt;3</u> 00 = Single <b>Steeri</b> 01 = Full-br	output: P1A, P ng Mode") idge output forv	<u>o:</u> ture/compare i 1B, P1C and vard: P1D is m	nput/output; P1 P1D are contro nodulated; P1A	olled by steering	g (see <b>Section</b> P1C is inactive	20.4.7 "Puls
	assign	ridge output: F led as port pins idge output reve					
bit 5-4	Capture moc Unused. Compare mc Unused. PWM mode:	ode:			. The eight MS	bs of the duty c	ycle are foun
bit 3-0		>: ECCP1 Mod	e Select bits				
	0001 = Res 0010 = Cor 0011 = Cap 0100 = Cap 0101 = Cap 0110 = Cap 0111 = Cap 1000 = Cor 1001 = Cor 1010 = Cor 1011 = Cor sets 1100 = PW 1101 = PW	npare mode: To oture mode oture mode: Eve oture mode: Eve oture mode: Eve oture mode: Eve npare mode: Ini npare mode: Ini npare mode: Ini npare mode: Tri s CCP1IF bit) M mode: P1A a M mode: P1A a	eggle output or ery falling edge ery rising edge ery fourth rising itialize ECCP1 itialize ECCP1 enerate softwa igger special e and P1C are a und P1C are a und P1C are a	n match g edge edge pin low, set ou pin high, clear the interrupt on vent (ECCP1 r ctive-high; P1B ctive-high; P1B	utput on compa output on com ly, ECCP1 pin r esets TMR1 or and P1D are a and P1D are a and P1D are a	pare match (se reverts to I/O st TMR3, starts A active-high active-low	et CCP1IF) ate

### REGISTER 20-1: CCP1CON: ENHANCED CAPTURE/COMPARE/PWM1 CONTROL

### FIGURE 21-9: I<sup>2</sup>C<sup>™</sup> SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01011 (RECEPTION, 7-BIT ADDRESS)



#### 21.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> set). Following a Start bit detect, eight bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device-specific or a general call address.

In 10-Bit Addressing mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 21-17).





### 21.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPMx bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware if the TRIS bits are set.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all  $I^2C$  bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the  $I^2C$  port to receive data.


**FIGURE 21-18:** 

- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.


Note: The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (and MSSP interrupt, if enabled):

- Start condition
- Stop condition
- · Data transfer byte transmitted/received
- Acknowledge transmitted
- Repeated Start



MSSP BLOCK DIAGRAM (I<sup>2</sup>C<sup>™</sup> MASTER MODE)



REGISTE	N3 A3300		I SINCI	KUNUU3 I		ECEP HON	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF
PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
—	-	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	—
_	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_
—	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
EUSART1 Receive Register							
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
EUSART1 Ba	aud Rate Ger	erator Regi	ster High By	te			
EUSART1 Ba	aud Rate Ger	erator Regi	ster Low By	te			
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
EUSART2 R	eceive Regist	er					
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
EUSART2 Ba	EUSART2 Baud Rate Generator Register High Byte						
EUSART2 Baud Rate Generator Register Low Byte							
CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
unimplement	ed, read as '0	'. Shaded c	ells are not	used for synd	chronous mas	ster reception	
	Bit 7 GIE/GIEH PSPIF PSPIF PSPIP — SPEN EUSART1 R CSRC ABDOVF EUSART1 B EUSART1 B SPEN EUSART1 B CSRC ABDOVF EUSART2 B EUSART2 B EUSART2 B CCP5MD SSPOD	Bit 7Bit 6GIE/GIEHPEIE/GIELPSPIFADIFPSPIEADIEPSPIPADIP——————————SPENRX9EUSART1 R=ceive RegistCSRCTX9ABDOVFRCIDLEUSART1 B=∪ Rate GerSPENRX9EUSART1 B=∪ Rate GerSPENRX9EUSART2 R=ceive RegistCSRCTX9ABDOVFRCIDLEUSART2 R=ceive RegistCSRCTX9ABDOVFRCIDLEUSART2 B=∪ Rate GerEUSART2 B=∪ Rate GerEUSART2 B=∪ Rate GerEUSART2 B=∪ Rate GerSSPODCCP4MDSSPODCCP50D	Bit 7Bit 6Bit 5GIE/GIEHPEIE/GIELTMR0IEPSPIFADIFRC1IFPSPIEADIERC1IEPSPIPADIPRC1IPRC2IFRC2IERC2IPSPENRX9SRENEUSART1 R=ceive RegisterTXENABDOVFRCIDLRXDTPEUSART1 B=ud Rate Gen=rator RegisterSPENRX9SRENEUSART1 B=ud Rate Gen=rator RegisterSPENRX9SRENEUSART2 R=ceive RegisterCSRCTX9ABDOVFRCIDLRX9SRENEUSART2 B=ud Rate Gen=rator RegisterCSRCTX9TXENABDOVFABDOVFRCIDLRXDTPEUSART2 B=ud Rate Gen=rator RegisterCCP5MDCCP4MDCCP5MDCCP3MDSSPODCCP50DCCP40D	Bit 7Bit 6Bit 5Bit 4GIE/GIEHPEIE/GIELTMROIEINTOIEPSPIFADIFRC1IFTX1IFPSPIEADIERC1IETX1IEPSPIPADIPRC1IPTX1IPRC2IFTX2IFRC2IETX2IERC2IPTX2IPSPENRX9SRENCRENEUSART1 Receive RegisterTXENSYNCABDOVFRCIDLRXDTPTXCKPEUSART1 Baud Rate Generator Register High ByEUSART1 Baud Rate Generator Register Low BySPENRX9SRENCRENEUSART2 Receive RegisterTXENSYNCABDOVFRCIDLRXDTPTXCKPEUSART2 Baud Rate Generator Register High ByEUSART2 Baud Rate Generator Register High ByEUSART2 Baud Rate Generator Register High ByEUSART2 Baud Rate Generator Register Low BySPODCCP4MDCCP3MDCCP2MDSSPODCCP5ODCCP40DCCP30D	Bit 7Bit 6Bit 5Bit 4Bit 3GIE/GIEHPEIE/GIELTMR0IEINT0IERBIEPSPIFADIFRC1IFTX1IFSSPIFPSPIEADIERC1IETX1IESSPIEPSPIPADIPRC1IPTX1IPSSPIPRC2IFTX2IFCTMUIFRC2IETX2IECTMUIFRC2IPTX2IPCTMUIPSPENRX9SRENCRENADDENEUSART1 Receive RegisterTXENSYNCSENDBABDOVFRCIDLRXDTPTXCKPBRG16EUSART1 Baud Rate Generator Register Low ByteEUSART1 Baud Rate Generator Register Low ByteADDENEUSART2 Receive RegisterTXENSYNCSENDBABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Baud Rate Generator Register Low ByteSENDBADDENEUSART2 Baud Rate Generator Register High ByteEUSART2 Baud Rate Generator Register Low ByteEUSART2 Baud Rate Generator Register Low ByteCCP5MDCCP4MDCCP3MDCCP2MDCCP5MDCCP4MDCCP3MDCCP2MDSSPODCCP5ODCCP40DCCP30DSSPODCCP50DCCP40DCCP30D	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFPSPIFADIFRC1IFTX1IFSSPIFTMR1GIFPSPIEADIERC1IETX1IESSPIETMR1GIEPSPIPADIPRC1IPTX1IPSSPIPTMR1GIPRC2IFTX2IFCTMUIFCCP2IFRC2IETX2IECTMUIECCP2IERC2IPTX2IPCTMUIPCCP2IPSPENRX9SRENCRENADDENFERREUSART1 Receive RegisterTXCKPBRG16EUSART1 Baud Rate Generator Register High ByteEUSART1 Baud Rate Generator Register Low ByteFERRSPENRX9SRENCRENADDENFERREUSART2 Receive RegisterSYNCSENDBBRGHABDOVFRCIDLRXDTPTXCKPBRG16EUSART2 Baud Rate Generator Register High ByteEUSART2 Baud Rate Generator Register Low ByteCCP1MDUART2MDSSPODCCP50DCCP40DCCP30DCCP10DCCP10DSSPODCCP50DCCP40DCCP30DCCP10DCCP10D	GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFINT0IFPSPIFADIFRC1IFTX1IFSSPIFTMR1GIFTMR2IFPSPIEADIERC1IETX1IESSPIFTMR1GIETMR2IEPSPIPADIPRC1IPTX1IPSSPIPTMR1GIPTMR2IPRC2IFTX2IFCTMUIFCCP2IFCCP1IFRC2IETX2IECTMUIECCP2IFCCP1IFRC2IPTX2IPCTMUIPCCP2IPCCP1IPSPENRX9SRENCRENADDENFERROERREUSART1 Receive RegisterTX2NSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART1 Baud Rate Generator Register Low ByteSENDBBRGHTRMTEUSART2 Receive RegisterSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART2 Receive RegisterTXENSYNCSENDBBRGHTRMTABDOVFRCIDLRXDTPTXCKPBRG16WUEEUSART2 Baud Rate Generator Register High ByteEUSART2 Baud Rate Generator Register Low ByteWUEEUSART2 Baud Rate Generator Register Low ByteEUSART2 Baud Rate Generator Register Low ByteWUEEUSART2 Baud Rate Generator Register Low ByteCCP1MDUART1MDUART1MD

### TABLE 22-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

### REGISTER 27-19: RXBnDLC: RECEIVE BUFFER 'n' DATA LENGTH CODE REGISTERS [0 $\leq$ n $\leq$ 1]

U-0	R-x	R-x	R-x	R-x	R-x	R-x	R-x
—	RXRTR	RB1	R0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit

Unimplemented: Read as '0'
<b>RXRTR:</b> Receiver Remote Transmission Request
1 = Remote transfer request
0 = No remote transfer request
RB1: Reserved bit 1
Reserved by CAN Spec and read as '0'.
RB0: Reserved bit 0
Reserved by CAN Spec and read as '0'.
DLC<3:0>: Data Length Code bits
1111 = Invalid
1110 = Invalid
1101 = Invalid
1100 = Invalid
1011 = Invalid
1010 = Invalid
1001 = Invalid
1000 = Data length = 8 bytes
0111 = Data length = 7 bytes
0110 = Data length = 6 bytes
0101 = Data length = 5 bytes
0100 = Data length = 4 bytes
0011 = Data length = 3 bytes
0010 = Data length = 2 bytes
0001 = Data length = 1 byte
0000 = Data length = 0 bytes

## REGISTER 27-20: RXBnDm: RECEIVE BUFFER 'n' DATA FIELD BYTE 'm' REGISTERS $[0 \le n \le 1, \, 0 \le m \le 7]$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
RXBnDm7	RXBnDm6	RXBnDm5	RXBnDm4	RXBnDm3	RXBnDm2	RXBnDm1	RXBnDm0
bit 7					bit 0		
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

# bit 7-0 RXBnDm<7:0>: Receive Buffer n Data Field Byte m bits (where 0 ≤ n < 1 and 0 < m < 7)</td> Each receive buffer has an array of registers. For example, Receive Buffer 0 has 8 registers: RXB0D0 to RXB0D7.

### REGISTER 27-28: BnEIDH: TX/RX BUFFER 'n' EXTENDED IDENTIFIER REGISTERS, HIGH BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

EID15         EID14         EID13         EID12         EID11         EID10         EID9         EID8           bit 7         bit 0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
bit 7 bit 0	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

### 

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9  | EID8  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<15:8>: Extended Identifier bits

**Note 1:** These registers are available in Mode 1 and 2 only.

### 

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID<7:0>: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

ADD W to f

 $\mathsf{ADDWF} \quad \ \ f\left\{,d\left\{,a\right\}\right\}$ 

### 29.1.1 STANDARD INSTRUCTION SET

ADDLW	ADD Litera	al to W			ADDWF
Syntax:	ADDLW	k			Syntax:
Operands:	$0 \le k \le 255$	5			Operands:
Operation:	(W) + k $\rightarrow$	W			
Status Affected:	N, OV, C, [	DC, Z			Operation:
Encoding:	0000	1111	kkkk	kkkk	Operation: Status Affected:
Description:	The conter 8-bit literal W.				Encoding
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	1
Decode	Read literal 'k'	Proces Data	is N	Write to W	
Example: Before Instruc W = After Instructi W =	ction 10h	15h			
					Words:
					Cycles:
					Q Cycle Activity: Q1
					Decode
					Example:
					Before Instruct W REG After Instructio

,			•					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]							
	a ∈ [0,1] a ∈ [0,1]							
Operation:	(W) + (f) $\rightarrow$	dest						
Status Affected:	N, OV, C, E	N, OV, C, DC, Z						
Encoding:	0010	0010 01da ffff ffff						
Description:	Add W to result is sto result is sto (default).	ored in W.	If 'd' is '	1', <b>the</b>				
	If 'a' is '0', t If 'a' is '1', t GPR bank.	he BSR i						
	If 'a' is '0' and the extended instructior set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce: Data		Write to estination				
Example:	ADDWF	REG, (	Ο, Ο					
Before Instruc W REG After Instructio	= 17h = 0C2h							
W REG	= 0D9h = 0C2h							

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

моу	'LW	Move Literal to W							
Synta	ax:	MOVLW	MOVLW k						
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$						
Oper	ation:	$k\toW$	$k \rightarrow W$						
Statu	is Affected:	None	None						
Enco	oding:	0000	0000 1110 kkkk kk						
Desc	ription:	The eight-	bit literal '	k' is lo	ade	d into W.			
Word	ls:	1	1						
Cycle	es:	1	1						
QC	ycle Activity:								
	Q1	Q2	Q3	6		Q4			
	Decode	Read literal 'k'	Proce Data		W	/rite to W			
Exan		MOVLW	5Ah						
	After Instruction	n							

= 5Ah

W

MOVWF	Move W to	f							
Syntax:	MOVWF	f {,a}							
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a  \in  [0,1] \end{array}$								
Operation:	$(W)\tof$	$(W) \to f$							
Status Affected:	None	None							
Encoding:	0110	0110 111a ffff ffff							
Description:	Move data Location 'f' 256-byte ba	can be a	•						
	If 'a' is '0', t If 'a' is '1', t GPR bank.								
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.								
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3			Q4				
Decode	Read	Proce			Write				
	register 'f'	Data	à	reç	gister 'f'				
Example:	MOVWF	REG, 0							
Before Instruction W = 4Fh REG = FFh After Instruction									
W REG	= 4Fh = 4Fh								

### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended) (Continued)

$\label{eq:picture} \begin{array}{c} \mbox{PiC18F66K80 Family} \\ (\mbox{Industrial/Extended}) \end{array} \qquad \qquad \begin{array}{c} \mbox{Standard Operating Conditions (unless otherwise} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \ fo \\ -40^\circ C \leq TA \leq +125^\circ C \ fo \end{array}$						+85°C for industrial		
Param No.	Device	Тур	Max	Units	Conditions			
	Supply Current (IDD)	Cont. <sup>(2,3)</sup>	•	•				
	PIC18LFXXK80	1.4	4	μA	-40°C			
		2.4	6	μA	+25°C			
		3.6	10	μA	+60°C	$V_{DD} = 1.8V^{(4)}$ Regulator Disabled		
		4.6	12	μA	+85°C			
		9.0	20	μA	+125°	]		
	PIC18LFXXK80	2	5	μA	-40°C			
		10	18	μA	+25°C			
		11	22	μA	+60°C			
		13	30	μA	+85°C			(0)
		17	40	μA	+125°		Fosc = 32 kHz <sup>(3)</sup>	
	PIC18FXXK80	55	150	μA	+25°C		(SEC_IDLE mode, SOSCSELx = 01)	
		55	150	μA	+60°C	) (		
		55	150	μA	+85°C	$V_{DD} = 3.3V^{(5)}$ Regulator Enabled		
		60	160	μA	+125°C			
		75	170	μA	+25°C			
	PIC18FXXK80	53	160	μA	-40°C			
		62	160	μA	+25°C	$V_{DD} = 5V^{(5)}$ Regulator Enabled		
		70	160	μA	+60°C			
		85	170	μA	+85°C	. g		
		100	180	μA	+125°C			

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{RETEN}$  (CONFIG1L<0>) = 0.

DC CHARACTERISTICS			Standard Operating Conditions Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Internal Program Memory Programming Specifications <sup>(1)</sup>					
D110	Vpp	Voltage on MCLR/VPP/RE5 pin	VDD + 1.5	_	10	V	(Note 3, Note 4)
D113	IDDP	Supply Current during Programming	—	—	10	mA	
		Data EEPROM Memory					(Note 2)
D120	ED	Byte Endurance	100K	1000K	—	E/W	-40°C to +125°C
D121	Vdrw	VDD for Read/Write	1.8	—	5.5	V	Using EECON to read/write PIC18FXXKXX devices
			1.8	—	3.6	V	Using EECON to read/write PIC18LFXXKXX devices
D122	TDEW	Erase/Write Cycle Time	—	4	_	ms	
D123	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated
D124	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	1M	10M	—	E/W	-40°C to +125°C
		Program Flash Memory					
D130	Eр	Cell Endurance	1K	10K	_	E/W	-40°C to +125°C
D131	Vpr	VDD for Read	1.8	—	5.5	V	PIC18FXXKXX devices
			1.8	—	3.6	V	PIC18LFXXKXX devices
D132B	Vpew	Voltage for Self-Timed Erase or Write Operations					
		VDD	1.8	—	5.5	V	PIC18FXXKXX devices
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms	
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming	—	—	10	mA	
D140	TWE	Writes per Erase Cycle		_	1		For each physical address

### TABLE 31-1: MEMORY PROGRAMMING REQUIREMENTS

only and are not tested.Note 1: These specifications are for programming the on-chip program memory through the use of table write

instructions.
2: Refer to Section 8.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

**3:** Required only if Single-Supply Programming is disabled.

4: The MPLAB<sup>®</sup> ICD 2 does not support variable VPP output. Circuitry to limit the ICD2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD2.




TABLE 31-26:	A/D CONVERSION REQUIREMENTS
--------------	-----------------------------

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
130	Tad	A/D Clock Period	0.8	12.5 <sup>(1)</sup>	μS	Tosc based, VREF $\geq$ 3.0V
			1.4	25 <sup>(1)</sup>	μS	VDD = 3.0V; TOSC based, VREF full range
				1	μS	A/D RC mode
			_	3	μS	VDD = 3.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) <sup>(2)</sup>	14	15	Tad	
132	TACQ	Acquisition Time <sup>(3)</sup>	1.4		μS	-40°C to +125°C
135	Tswc	Switching Time from Convert $\rightarrow$ Sample	_	(Note 4)		
TBD	TDIS	Discharge Time	0.2	—	μS	-40°C to +125°C

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.

**3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (*Rs*) on the input channels is 50Ω.

4: On the following cycle of the device clock.

TRISC Register
Associated Registers
LATD Register
PORTD Register
TRISD Register
PORTE 100
Associated Registers
LATE Register
PORTE Register
RE0/AN5/RD Pin192
RE1/AN6/C1OUT/WR Pin192
RE2/AN7/C2OUT/CS Pin192
TRISE Register 187
PORTF
Associated Registers 189
LATF Register189
PORTF Register189
TRISF Register
PORTG
Associated Registers 191
LATG Register
PORTG Register
TRISG Register
Power-Managed Modes
and EUSART Operation
and PWM Operation
and SPI Operation
Clock Transitions and Status Indicators
Entering
by Interrupt76 by Reset76
UV RESEL (D
by WDT Time-out76
by WDT Time-out76 Without an Oscillator Start-up Delay76
by WDT Time-out76 Without an Oscillator Start-up Delay76 Idle Modes70
by WDT Time-out76 Without an Oscillator Start-up Delay76 Idle Modes70 PRI_IDLE71
by WDT Time-out

Hard Memory Vectors 10	
Instructions 10	)7
Two-Word 10	)7
Interrupt Vector 10	
Look-up Tables 10	
Memory Maps 10	
Hard Vectors10	
Reset Vector 10	
Program Verification and Code Protection	
Associated Registers	
Programming, Device Instructions	33
PSP.See Parallel Slave Port.	
Pulse-Width Modulation. See PWM (CCP Module).	
PUSH	
PUSH and POP Instructions	
PUSHL	28
PWM (CCP Module)	
Associated Registers	
Duty Cycle	
Period	
TMR2 to PR2 Match	
PWM (ECCP Module)	2
Effects of a Reset	25
Operation in Power-Managed Modes	
Operation with Fail-Safe Clock Monitor	
Pulse Steering Mode	
Steering Synchronization	
PWM Mode. See Enhanced Capture/Compare/PWM 27	
	·
Q	
Q Clock	63
D	
R	
RAM. See Data Memory.	
RAM. See Data Memory. RC_IDLE Mode7	
RAM. See Data Memory. RC_IDLE Mode7 RC_RUN Mode6	67
RAM. See Data Memory. RC_IDLE Mode	67
RAM. See Data Memory. RC_IDLE Mode	67   3
RAM. See Data Memory. RC_IDLE Mode	87 13 87
RAM. See Data Memory. RC_IDLE Mode	87 13 87 18
RAM. See Data Memory. RC_IDLE Mode	67 13 87 18
RAM. See Data Memory. RC_IDLE Mode	67 13 87 18 55 61
RAM. See Data Memory. RC_IDLE Mode	67 13 87 18 55 61
RAM. See Data Memory.         RC_IDLE Mode	67 13 87 18 55 61
RAM. See Data Memory. RC_IDLE Mode	57 13 37 18 55 51 10 21
RAM. See Data Memory. RC_IDLE Mode	57 13 37 18 55 10 21 58
RAM. See Data Memory.         RC_IDLE Mode	57 13 37 18 55 10 21 58 59
RAM. See Data Memory.         RC_IDLE Mode	57 13 37 18 55 51 10 21 58 59 50
RAM. See Data Memory.         RC_IDLE Mode	57 13 37 18 55 10 21 58 59 50 =
RAM. See Data Memory.         RC_IDLE Mode	37 37 37 37 37 37 37 37
RAM. See Data Memory.         RC_IDLE Mode	37 37 37 37 37 37 37 37
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $37$ $37$ $38$ $55$ $310$ $21$ $38$ $390$ $= 32$ M22 $0$
RAM. See Data Memory.         RC_IDLE Mode	37       37       13       37       18       55       10       12       38       39       30       =       32       M32       0)       =       32       30       =       32       30       =       32       M32       0)       =       32       33       33       33       34       34       35       35       31       35       31       35       35       35       35       35       35       35       35       35       35       36       35       36       35       36
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $13$ $37$ $18$ $55$ $10$ $12$ $12$ $12$ $12$ $12$ $12$ $12$ $12$
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $13$ $37$ $18$ $55$ $10$ $21$ $38$ $39$ $30$ $=$ $32$ M $32$ $0)$ $=$ $33$ $33$
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $13$ $37$ $18$ $55$ $10$ $10$ $21$ $38$ $39$ $30$ $=$ $22$ M $20$ $)$ $=$ $33$ $33$ $34$
RAM. See Data Memory.         RC_IDLE Mode	37 $37$ $37$ $18$ $53$ $10$ $10$ $839$ $30$ $= 32$ $M20$ $= 333436$
RAM. See Data Memory.         RC_IDLE Mode	37       3       8       5       5       10<
RAM. See Data Memory.         RC_IDLE Mode	37       3       78       55       10
RAM. See Data Memory.         RC_IDLE Mode	373       37855101       3890 = 2M20       = 33346734         400       200       200       = 33346734