

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k80-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	Pin Num	Pin Type	Buffer Type	Description				
				PORTC is a bidirectional I/O port.				
RC0/SOSCO/SCLKI	48							
RC0		I/O	ST/ CMOS	Digital I/O.				
SOSCO		Ι	ST	Timer1 oscillator output.				
SCLKI		Ι	ST	Digital SOSC input.				
RC1/SOSCI	49							
RC1		I/O	ST/ CMOS	Digital I/O.				
SOSCI		Ι	CMOS	SOSC oscillator input.				
RC2/T1G/CCP2	50							
RC2		I/O	ST/ CMOS	Digital I/O.				
T1G		Ι	ST	Timer1 external clock gate input.				
CCP2		I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.				
RC3/REFO/SCL/SCK	51							
RC3		I/O	ST/ CMOS	Digital I/O.				
REFO		0	CMOS	Reference clock out.				
SCL		I/O	l ² C	Synchronous serial clock input/output for I ² C mode.				
SCK		I/O	ST	Synchronous serial clock input/output for SPI mode.				
RC4/SDA/SDI	62							
RC4		I/O	ST/ CMOS	Digital I/O.				
SDA		I/O	l ² C	I ² C data input/output.				
SDI		Ι	ST	SPI data in.				
RC5/SDO	63							
RC5		I/O	ST/ CMOS	Digital I/O.				
SDO		0	CMOS	SPI data out.				
RC6/CCP3	64							
RC6		I/O	ST/ CMOS	Digital I/O.				
ССРЗ		I/O	ST/ CMOS	Capture 3 input/Compare 3 output/PWM3 output.				
RC7/CCP4	1							
RC7		I/O	ST/ CMOS	Digital I/O.				
CCP4		I/O	ST/ CMOS	Capture 4 input/Compare 4 output/PWM4 output.				
Legend: $l^2C^{TM} = l^2C/S$	MBus ir	put buff	er	CMOS = CMOS compatible input or output				
ST = Schmitt	t Trigge	r input w	ith CMC	OS levels Analog = Analog input				
I = Input P = Power				O = Output				

TABLE 1-6: PIC18F6XK80 PINOUT I/O DESCRIPTIONS (CONTINUED)

4.6 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes").

4.6.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCONx or PIEx registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see **Section 10.0 "Interrupts"**).

4.6.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 4.2 "Run Modes" and Section 4.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 28.2 "Watchdog Timer (WDT)").

Executing a SLEEP or CLRWDT instruction clears the WDT timer and postscaler, loses the currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifies the IRCFx bits in the OSCCON register (if the internal oscillator block is the device clock source).

4.6.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the HFIOFS/MFIOFS bits are set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up, and the type of oscillator, if the new clock source is the primary clock. Exit delays are summarized in Table 4-4.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 28.4 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 28.5 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

4.6.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. The two cases are:

- When in PRI_IDLE mode, where the primary clock source is not stopped
- When the primary clock source is not any of the LP, XT, HS or HSPLL modes

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally, does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval, TCSD, following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

6.2 PIC18 Instruction Cycle

6.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the Program Counter is incremented on every Q1, with the instruction fetched from the program memory and latched into the Instruction Register (IR) during Q4.

The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 6-4.

6.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction (such as GOTO) causes the Program Counter to change, two cycles are required to complete the instruction. (See Example 6-3.)

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle, Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 6-4: CLOCK/INSTRUCTION CYCLE

EXAMPLE 6-3: INSTRUCTION PIPELINE FLOW

	TCY0	TCY1	TCY2	TCY3	TCY4	TCY5
1. MOVLW 55h	Fetch 1	Execute 1		_		
2. MOVWF PORTB		Fetch 2	Execute 2		_	
3. BRA SUB_1			Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (1	Forced NOP)			Fetch 4	Flush (NOP)	
5. Instruction @ addres	ss SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

IADL	E 0-2. F	IC TOFOUN		T REGIS		SUIVIIVIAL		INUED)		
Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
F3Bh	RXB1D5	RXB1D57	RXB1D56	RXB1D55	RXB1D54	RXB1D53	RXB1D52	RXB1D51	RXB1D50	93
F3Ah	RXB1D4	RXB1D47	RXB1D46	RXB1D45	RXB1D44	RXB1D43	RXB1D42	RXB1D41	RXB1D40	93
F39h	RXB1D3	RXB1D37	RXB1D36	RXB1D35	RXB1D34	RXB1D33	RXB1D32	RXB1D31	RXB1D30	93
F38h	RXB1D2	RXB1D27	RXB1D26	RXB1D25	RXB1D24	RXB1D23	RXB1D22	RXB1D21	RXB1D20	93
F37h	RXB1D1	RXB1D17	RXB1D16	RXB1D15	RXB1D14	RXB1D13	RXB1D12	RXB1D11	RXB1D10	93
F36h	RXB1D0	RXB1D07	RXB1D06	RXB1D05	RXB1D04	RXB1D03	RXB1D02	RXB1D01	RXB1D00	93
F35h	RXB1DLC	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	93
F34h	RXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	94
F33h	RXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	94
F32h	RXB1SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	94
F31h	RXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	94
F30h	RXB1CON	RXFUL	RXM1	RXM0	_	RXRTRRO	RXBODBEN	JTOFF	FILHIT0	94
F30h	RXB1CON	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	94
F2Fh	CANCON RO1	CANCON R	01				1			94
F2Eh	CANSTAT RO1	CANSTAT R	.01							94
F2Dh	TXB0D7	TXB0D77	TXB0D76	TXB0D75	TXB0D74	TXB0D73	TXB0D72	TXB0D71	TXB0D70	94
F2Ch	TXB0D6	TXB0D67	TXB0D66	TXB0D65	TXB0D64	TXB0D63	TXB0D62	TXB0D61	TXB0D60	94
F2Bh	TXB0D5	TXB0D57	TXB0D56	TXB0D55	TXB0D54	TXB0D53	TXB0D52	TXB0D51	TXB0D50	94
F2Ah	TXB0D4	TXB0D47	TXB0D46	TXB0D45	TXB0D44	TXB0D43	TXB0D42	TXB0D41	TXB0D40	94
F29h	TXB0D3	TXB0D37	TXB0D36	TXB0D35	TXB0D34	TXB0D33	TXB0D32	TXB0D31	TXB0D30	94
F28h	TXB0D2	TXB0D27	TXB0D26	TXB0D25	TXB0D24	TXB0D23	TXB0D22	TXB0D21	TXB0D20	94
F27h	TXB0D1	TXB0D17	TXB0D16	TXB0D15	TXB0D14	TXB0D13	TXB0D12	TXB0D11	TXB0D10	94
F26h	TXB0D0	TXB0D07	TXB0D06	TXB0D05	TXB0D04	TXB0D03	TXB0D02	TXB0D01	TXB0D00	94
F25h	TXB0DLC	_	TXRTR	_	_	DI C3	DI C2	DI C1	DLC0	94
F24h		FID7	FID6	EID5	FID4	FID3	FID2	FID1	FID0	94
F23h		FID15	FID14	EID13	FID12	FID11	FID10	FID9	FID8	94
F22h		SID2	SID1	SIDO	SRR	EXID		EID17	EID16	94
F21h	TXBOSIDE	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	94
F20h	TXB0CON	TXBIE	TXART		TXERR	TXREO		TXPRI1	TXPRIO	94
F1Fh	CANCON RO2		02	INEARD	IXENIX	INICE				94
F1Fh	CANSTAT RO2	CANSTAT R	02							94
F1Dh	TXB1D7	TXB1D77	TXB1D76	TXB1D75	TXB1D74	TXB1D73	TXB1D72	TXB1D71	TXB1D70	94
F1Ch	TXB1D6	TXB1D67	TXB1D66	TXB1D65	TXB1D64	TXB1D63	TXB1D62	TXB1D61	TXB1D60	94
F1Bh	TXB1D5	TXB1D07	TXB1D56	TXB1D55	TXB1D54	TXB1D53	TXB1D52	TXB1D51	TXB1D50	94
F1Ah	TXB1D3	TXB1D47	TXB1D46	TXB1D45	TXB1D44	TXB1D00	TXB1D02	TXB1D41	TXB1D30	94
F19h	TXB1D3	TXB1D47	TXB1D36	TXB1D35	TXB1D34	TXB1D33	TXB1D32	TXB1D31	TXB1D40	94
F18h	TXB1D2	TXB1D07	TXB1D00	TXB1D05	TXB1D04	TXB1D00	TXB1D02	TXB1D01	TXB1D00	94
F17h	TXB1D2	TXB1D27	TXB1D20	TXB1D15	TXB1D24	TXB1D23	TXB1D12	TXB1D21	TXB1D20	94
F16h		TXB1D17	TXB1D10	TXB1D05		TXB1D13	TXB1D12	TXB1D01	TXB1D10	94
F15h			TYPTP							94
F1/h		EID7	FIDE	EID5	EID4	EID3	EID2	EID1	FIDO	94
E12b		EID15				EID11		EIDO		94
F I JII		EID 13					EIDIU			94
F 1211			5101	0010	SKK SID7	ENID				94
			SID9				5ID5	5104		94
FIUN				TXLARB	IXERR	TAREQ		TAPRIT	TXPRIU	94
	CANCON_RO3	CANCON_R	03							94
FUEN	TYP257			TVDODZE	TVDODT	TVDODZO	TVDODTO	TYPOPTA	TVDODZO	94
FUDh							TXB2D/2	TXB2D/1		94
FUCh	TXB2D6	1XB2D67	TXB2D66	TXB2D65	1XB2D64	TXB2D63	TXB2D62	TXB2D61	1XB2D60	95
FUBh	TXB2D5	TXB2D57	TXB2D56	TXB2D55	TXB2D54	TXB2D53	TXB2D52	TXB2D51	TXB2D50	95
F0Ah	TXB2D4	TXB2D47	TXB2D46	TXB2D45	TXB2D44	TXB2D43	TXB2D42	TXB2D41	TXB2D40	—

TABLE 6-2:	PIC18F66K80 FAMILY REGISTER FILE SUMMARY (CONTINUED)

7.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an eight-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

7.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways, based on the table operation. These operations are shown in Table 7-1 and only affect the low-order 21 bits.

7.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 64 bytes is written to. For more detail, see **Section 7.5 "Writing to Flash Program Memory"**.

When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 7-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 7-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer						
TBLRD* TBLWT*	TBLPTR is not modified						
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write						
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write						
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write						

FIGURE 7-3: TABLE POINTER BOUNDARIES BASED ON OPERATION



10.1 INTCON Registers

The INTCON registers are readable and writable registers that contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE ⁽²⁾	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0
Legend:							

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	GIE/GIEH: Global Interrupt Enable bit
	When IPEN = <u>0</u> :
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
	When IPEN = 1:
	1 = Enables all high-priority interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit
	<u>When IPEN = 0:</u>
	\perp = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts
	When $IPEN = 1$:
	1 = Enables all low-priority peripheral interrupts
	0 = Disables all low-priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 overflow interrupt
	0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit
	1 = Enables the INTO external interrupt
	0 = Disables the INT0 external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit ⁽²⁾
	1 = Enables the RB port change interrupt
	0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = I MR0 register has overflowed (must be cleared in software)
L 11 A	
DIT 1	IN I UIF: IN I U External Interrupt Flag bit
	1 = The INTO external interrupt did not occur 0 = The INTO external interrupt did not occur
hit 0	BBIE : BB Port Change Interrunt Elag hit(1)
	1 = At least one of the RB<7.4> pins changed state (must be cleared in software)
	0 = None of the RB<7:4> pins have changed state
Note 1:	A mismatch condition will continue to set this bit. To end the mismatch condition and allow the bit to be
•	cleared, read PORIB and wait one additional instruction cycle.

2: Each pin on PORTB for interrupt-on-change is individually enabled and disabled in the IOCB register. By default, all pins are disabled.

PIC18F66K80 FAMILY

REGISTER 10-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT2IF	PINT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
bit 7		·					bit 0
Legend:	· · · · · ·	147 147 14 H		· · · · · · · · · · · · · · · · · · ·	· • • • • • • • • •		
R = Read	able bit	W = Writable	bit	U = Unimpier	mented bit, rea	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cie	ared	х = Bit is unкr	nown
hit 7	INT2IP INT2	Evternal Interr	nunt Priority hit				
	1 = High pric	ritv	upti nonty on				
	0 = Low prior	rity					
bit 6	INT1IP: INT1	External Interr	upt Priority bit				
	1 = High pric	ority	•				
	0 = Low prior	rity					
bit 5	INT3IE: INT3	External Interr	rupt Enable bit				
	1 = Enables	the INT3 extern	nal interrupt				
		the IN13 exter	nal interrupt				
bit 4		External Intern	upt Enable bit				
	1 = Enables ∩ = Disables	the INT2 exten	nal interrupt				
hit 3		External Interr	unt Enable bit				
Dit O	1 = Enables	the INT1 exteri	nal interrupt				
	0 = Disables	the INT1 exter	nal interrupt				
bit 2	INT3IF: INT3	External Interr	upt Flag bit				
	1 = The INT3	3 external interi	rupt occurred (must be cleare	d in software)		
	0 = The INT3	3 external interi	rupt did not oc	cur			
bit 1	INT2IF: INT2	External Interr	upt Flag bit				
	$1 = \text{The INT}_2$ $0 = \text{The INT}_2$	2 external interi 2 external interi	rupt occurred (must be cleare	d in software)		
hit ()		Evternal Interr	unt Flag hit	Cui			
DILO	1 = The INT	1 external interi	runt occurred (must be cleare	d in software)		
	0 = The INT	1 external interi	rupt did not oc	CUL	u in contra -,		
			·				
N-to.	Later and floor bits		'	10		"	
Note:	Interrupt flag bits	are set when	an interrupt co	ondition occurs	regardless of	the state of its	corresponding
	are clear prior to	enabling an int	errupt. This fe	ature allows for	software pollir	appropriate int	enuprinag site

10.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Priority registers (IPR1 through IPR6). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit (RCON<7>) be set.

REGISTER 10-14: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP			
bit 7	•				•		bit 0			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	PSPIP: Para 1 = High prio	llel Slave Port F ority	Read/Write Inte	errupt Priority b	it					
	0 = Low prio	ority								
bit 6	ADIP: A/D C	onverter Interru	pt Priority bit							
	1 = High price	ority								
bit E			ntorrunt Driori	tu bit						
DIL D	1 = High price	EUSAKIX RECEIVE INTERPUT PRIORITY DIT								
	0 = Low prior	ority								
bit 4	TX1IP: EUS/	ARTx Transmit I	nterrupt Priori	ty bit						
	1 = High pric 0 = 1 ow price	ority prity								
bit 3	SSPIP: Mast	ter Synchronous	Serial Port In	terrupt Priority	bit					
	1 = High pric	ority								
	0 = Low prio	prity								
bit 2	TMR1GIP: ⊺	imer1 Gate Inte	rrupt Priority b	bit						
	1 = High pric 0 = Low pric	ority prity								
bit 1	TMR2IP: TM	R2 to PR2 Mate	ch Interrupt Pr	iority bit						
	1 = High pric	ority								
	0 = Low prio	ority								
bit 0	TMR1IP: TM	R1 Overflow Int	errupt Priority	bit						
	\perp = Hign pric 0 = Low pric	ority								

11.1.3 OPEN-DRAIN OUTPUTS

The output pins for several peripherals are also equipped with a configurable, open-drain output option. This allows the peripherals to communicate with external digital logic, operating at a higher voltage level, without the use of level translators.

The open-drain option is implemented on port pins specifically associated with the data and clock outputs of the USARTs, the MSSP module (in SPI mode) and the CCP modules. This option is selectively enabled by setting the open-drain control bits in the ODCON register.

When the open-drain option is required, the output pin must also be tied through an external pull-up resistor provided by the user to a higher voltage level, up to 5V (Figure 11-2). When a digital logic high signal is output, it is pulled up to the higher voltage level.

FIGURE 11-2:

USING THE OPEN-DRAIN OUTPUT (USARTx SHOWN AS EXAMPLE)



REGISTER 11-3: ODCON: PERIPHERAL OPEN-DRAIN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	SSPOD: SPI Open-Drain Output Enable bit 1 = Open-drain capability is enabled 0 = Open-drain capability is disabled
bit 6	CCP5OD: CCP5 Open-Drain Output Enable bit 1 = Open-drain capability is enabled
bit 5	 0 = Open-drain capability is disabled CCP4OD: CCP4 Open-Drain Output Enable bit 1 = Open-drain capability is enabled
bit 4	 Open-drain capability is disabled CCP3OD: CCP3 Open-Drain Output Enable bit 1 = Open-drain capability is enabled
bit 3	 0 = Open-drain capability is disabled CCP2OD: CCP2 Open-Drain Output Enable bit 1 = Open-drain capability is enabled
bit 2	 Open-drain capability is disabled CCP1OD: CCP1 Open-Drain Output Enable bit
bit 1	 1 = Open-drain capability is enabled 0 = Open-drain capability is disabled U20D: UART2 Open-Drain Output Enable bit
	 1 = Open-drain capability is enabled 0 = Open-drain capability is disabled
dit U	 U1OD: UART1 Open-Drain Output Enable bit 1 = Open-drain capability is enabled 0 = Open-drain capability is disabled

16.2 Timer3 Operation

Timer3 can operate in these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter
- · Timer with Gated Control



FIGURE 16-1: TIMER3 BLOCK DIAGRAM

Note 1: ST Buffer is high-speed type when using T3CKI.

- 2: Timer3 registers increment on rising edge.
- 3: Synchronization does not operate while in Sleep.
- 4: The output of SOSC is determined by the SOSCSEL<1:0> Configuration bits.

The operating mode is determined by the clock select bits, TMR3CSx (T3CON<7:6>). When the TMR3CSx bits are cleared (= 00), Timer3 increments on every internal instruction cycle (Fosc/4). When TMR3CSx = 01, the Timer3 clock source is the system clock (Fosc), and when it is '10', Timer3 works as a counter from the external clock from the T3CKI pin (on the rising edge after the first falling edge) or the SOSC oscillator.

PIC18F66K80 FAMILY





FIGURE 21-30: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



22.3.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSARTx are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line while the EUSARTx is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSARTx remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN/J2602 protocol.)

Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 22-8) and asynchronously if the device is in Sleep mode (Figure 22-9). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSARTx module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

22.3.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false End-of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN/J2602 bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSARTx.

22.3.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSARTx in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 22-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION

	(edesiosios	<u>letoziesjo</u> z	e loziesioki			(a-jazjasja		odostastas	<u>jada tazta</u>	
0801	문화 방문	g War War War. Y	[다 다 다 다	શ્રદ્ધ પ્રદેશ પ્ર	ર્ય ચર્ચ ચર્ચ ચર્ચ	g tag tag tag tag	승규는 다 다음	나다나나	소나 다 다	AR WARAN
	 ad set 635 	george sig -	; 						sund, Laura 9.	and search
2603-0827	\$		· · · ·	· ·	1 - 5 1 - 5	:	5		1 - S	·····
1976 J. 271 SAU K. J. J.	\$;	,		1	1	;			
	5	,	, (: 	àp an			
90.539	s				:	3	~~~~~	•••••••••••••••••••••••••••••••	*****	anna e
	> >	·	e e			C	Yattoi ine	daffjærer verse	ES MORES X	and for the second s
	,	·					1	22	1	
X	200 A 2010	terre tra Carrona		231214						
- 260302 (ST 5738) (SS	35295 (X 690)3	1998-01-0098-007	98.948 verse e	A 19-1969.						

FIGURE 22-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP

0303				innin.	4		mununun	unun.				ALALAU 2006 anns	
WEEE BR ⁶²	4 4 5	·····	ъ. 	5 5. 5.	· • · · · · · · · · · · · · · · · · · ·						, // [3 3 2	
BODACTOR DODE	6 6 5	: ; ;		; ; ,	· ·	3.		:		the G	Y 4 2		
6 N. KA 64	6		e Ocontran	î 6 Esebelező	*	ebece gases		Decord du	a to ûnec ra	ad of (809983355	ġ'····	
Solo (* 192	99 MOD200 H	5 <u>509</u> 25	nit voorst febraa	Sauce and that	57 -2255777-2255	danne dan sedene	duter of the	94 2 3 23 55	aan caraat ar Pra	denne ste	na maratina a	a maain Ma	2

2. The SEBARG concers in the while the WEB to is set.

REGISTER 27-21: RXERRCNT: RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 REC<7:0>: Receive Error Counter bits

This register contains the receive error value as defined by the CAN specifications. When RXERRCNT > 127, the module will go into an error-passive state. RXERRCNT does not have the ability to put the module in "bus-off" state.

EXAMPLE 27-5: READING A CAN MESSAGE

```
; Need to read a pending message from RXBO buffer.
; To receive any message, filter, mask and RXM1:RXM0 bits in RXB0CON registers must be
; programmed correctly.
; Make sure that there is a message pending in RXB0.
                                   ; Does RXB0 contain a message?
BTFSS RXBOCON, RXFUL
BRA
      NoMessage
                                    ; No. Handle this situation...
; We have verified that a message is pending in RXBO buffer.
; If this buffer can receive both Standard or Extended Identifier messages,
; identify type of message received.
BTFSS RXB0SIDL, EXID
                                     ; Is this Extended Identifier?
BRA
       StandardMessage
                                     ; No. This is Standard Identifier message.
                                     ; Yes. This is Extended Identifier message.
; Read all 29-bits of Extended Identifier message.
; Now read all data bytes
MOVFF RXB0DO, MY_DATA_BYTE1
; Once entire message is read, mark the RXBO that it is read and no longer FULL.
      RXB0CON, RXFUL
                                    ; This will allow CAN Module to load new messages
BCF
                                     ; into this buffer.
. . .
```

27.7.3 ENHANCED FIFO MODE

When configured for Mode 2, two of the dedicated receive buffers in combination with one or more programmable transmit/receive buffers, are used to create a maximum of an 8 buffers deep FIFO buffer. In this mode, there is no direct correlation between filters and receive buffer registers. Any filter that has been enabled can generate an acceptance. When a message has been accepted, it is stored in the next available receive buffer register and an internal Write Pointer is incremented. The FIFO can be a maximum of 8 buffers deep. The entire FIFO must consist of contiguous receive buffers. The FIFO head begins at RXB0 buffer and its tail spans toward B5. The maximum length of the FIFO is limited by the presence or absence of the first transmit buffer starting from B0. If a buffer is configured as a transmit buffer, the FIFO length is reduced accordingly. For instance, if B3 is configured as a transmit buffer, the actual FIFO will consist of RXB0, RXB1, B0, B1 and B2, a total of 5 buffers. If B0 is configured as a transmit buffer, the FIFO length will be 2. If none of the programmable buffers are configured as a transmit buffer, the FIFO will be 8 buffers deep. A system that requires more transmit buffers should try to locate transmit buffers at the very end of B0-B5 buffers to maximize available FIFO length.

When a message is received in FIFO mode, the interrupt flag code bits (EICODE<4:0>) in the CANSTAT register will have a value of '10000', indicating the FIFO has received a message. FIFO Pointer bits, FP<3:0> in the CANCON register, point to the buffer that contains data not yet read. The FIFO Pointer bits, in this sense, serve as the FIFO Read Pointer. The user should use the FP bits and read corresponding buffer data. When receive data is no longer needed, the RXFUL bit in the current buffer must be cleared, causing FP<3:0> to be updated by the module.

To determine whether FIFO is empty or not, the user may use the FP<3:0> bits to access the RXFUL bit in the current buffer. If RXFUL is cleared, the FIFO is considered to be empty. If it is set, the FIFO may contain one or more messages. In Mode 2, the module also provides a bit called FIFO High Water Mark (FIFOWM) in the ECANCON register. This bit can be used to cause an interrupt whenever the FIFO contains only one or four empty buffers. The FIFO high water mark interrupt can serve as an early warning to a full FIFO condition.

27.7.4 TIME-STAMPING

The CAN module can be programmed to generate a time-stamp for every message that is received. When enabled, the module generates a capture signal for CCP1, which in turn captures the value of either Timer1 or Timer3. This value can be used as the message time-stamp.

To use the time-stamp capability, the CANCAP bit (CIOCON<4>) must be set. This replaces the capture input for CCP1 with the signal generated from the CAN module. In addition, CCP1CON<3:0> must be set to '0011' to enable the CCP Special Event Trigger for CAN events.

27.8 Message Acceptance Filters and Masks

The message acceptance filters and masks are used to determine if a message in the Message Assembly Buffer should be loaded into any of the receive buffers. Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. The filter masks are used to determine which bits in the identifier are examined with the filters. A truth table is shown below in Table 27-1 that indicates how each bit in the identifier is compared to the masks and filters to determine if a message should be loaded into a receive buffer. The mask essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit.

TABLE 27-1:	FILTER/MASK TRUTH TABLE
-------------	-------------------------

Mask bit n	Filter bit n	Message Identifier bit n001	Accept or Reject bit n
0	х	х	Accept
1	0	0	Accept
1	0	1	Reject
1	1	0	Reject
1	1	1	Accept

Legend: x = don't care

In Mode 0, acceptance filters, RXF0 and RXF1, and filter mask, RXM0, are associated with RXB0. Filters, RXF2, RXF3, RXF4 and RXF5, and mask, RXM1, are associated with RXB1.

27.9.2 TIME QUANTA

As already mentioned, the Time Quanta is a fixed unit derived from the oscillator period and baud rate prescaler. Its relationship to TBIT and the Nominal Bit Rate is shown in Example 27-6.

EXAMPLE 27-6: CALCULATING TQ, NOMINAL BIT RATE AND NOMINAL BIT TIME

 $T_Q(\mu s) = (2 * (BRP + 1))/Fosc (MHz)$

TBIT $(\mu s) = TQ (\mu s) *$ number of TQ per bit interval

Nominal Bit Rate (bits/s) = 1/TBIT

This frequency (Fosc) refers to the effective frequency used. If, for example, a 10 MHz external signal is used along with a PLL, then the effective frequency will be 4 x 10 MHz which equals 40 MHz.

CASE 1:

For Fosc = 16 MHz, BRP<5:0> = 00h and Nominal Bit Time = 8 Tq:

T_Q = $(2 * 1)/16 = 0.125 \ \mu s \ (125 \ ns)$ T_{BIT} = $8 * 0.125 = 1 \ \mu s \ (10^{-6} s)$ Nominal Bit Rate = $1/10^{-6} = 10^{6} \ \text{bits/s} \ (1 \ \text{Mb/s})$

CASE 2:

For Fosc = 20 MHz, BRP<5:0> = 01h and Nominal Bit Time = 8 Tq: $Tq = (2 * 2)/20 = 0.2 \ \mu s (200 \ ns)$ TBIT = 8 * 0.2 = 1.6 $\ \mu s (1.6 * 10^{-6} s)$ Nominal Bit Rate = 1/1.6 * 10⁻⁶s = 625,000 bits/s (625 Kb/s)

CASE 3:

For FOSC = 25 MHz, BRP<5:0> = 3Fh and Nominal Bit Time = 25 Tq: $Tq = (2 * 64)/25 = 5.12 \ \mu s$ TBIT = 25 * 5.12 = 128 \ \mu s (1.28 * 10⁻⁴ s) Nominal Bit Rate = 1/1.28 * 10⁻⁴ = 7813 bits/s (7.8 Kb/s)

The frequencies of the oscillators in the different nodes must be coordinated in order to provide a system wide specified Nominal Bit Time. This means that all oscillators must have a Tosc that is an integral divisor of TQ. It should also be noted that although the number of TQ is programmable from 4 to 25, the usable minimum is 8 TQ. There is no assurance that a bit time of less than 8 TQ in length will operate correctly.

27.9.3 SYNCHRONIZATION SEGMENT

This part of the bit time is used to synchronize the various CAN nodes on the bus. The edge of the input signal is expected to occur during the sync segment. The duration is 1 Tq.

27.9.4 PROPAGATION SEGMENT

This part of the bit time is used to compensate for physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The length of the propagation segment can be programmed from 1 TQ to 8 TQ by setting the PRSEG<2:0> bits.

27.9.5 PHASE BUFFER SEGMENTS

The phase buffer segments are used to optimally locate the sampling point of the received bit within the Nominal Bit Time. The sampling point occurs between Phase Segment 1 and Phase Segment 2. These segments can be lengthened or shortened by the resynchronization process. The end of Phase Segment 1 determines the sampling point within a bit time. Phase Segment 1 is programmable from 1 To to 8 TQ in duration. Phase Segment 2 provides a delay before the next transmitted data transition and is also programmable from 1 TQ to 8 TQ in duration. However, due to IPT requirements, the actual minimum length of Phase Segment 2 is 2 To, or it may be defined to be equal to the greater of Phase Segment 1 or the Information Processing Time (IPT). The sampling point should be as late as possible or approximately 80% of the bit time.

27.9.6 SAMPLE POINT

The sample point is the point of time at which the bus level is read and the value of the received bit is determined. The sampling point occurs at the end of Phase Segment 1. If the bit timing is slow and contains many T_Q , it is possible to specify multiple sampling of the bus line at the sample point. The value of the received bit is determined to be the value of the majority decision of three values. The three samples are taken at the sample point and twice before, with a time of $T_Q/2$ between each sample.

27.9.7 INFORMATION PROCESSING TIME

The Information Processing Time (IPT) is the time segment starting at the sample point that is reserved for calculation of the subsequent bit level. The CAN specification defines this time to be less than or equal to 2 Tq. The PIC18F66K80 family devices define this time to be 2 Tq. Thus, Phase Segment 2 must be at least 2 Tq long.

ADD W to f

 $\mathsf{ADDWF} \quad \ \ f \left\{, d \left\{, a \right\} \right\}$

29.1.1 STANDARD INSTRUCTION SET

ADD	LW	ADD Litera	al to W				ADDWF
Synt	ax:	ADDLW	k				Syntax:
Oper	rands:	$0 \le k \le 255$					Operands:
Oper	ration:	(W) + k \rightarrow	W				
Statu	is Affected:	N, OV, C, E	DC, Z				Operation
Enco	oding:	0000	1111	kkkk	kk}	ĸk	Status Affected:
Desc	cription:	The conten 8-bit literal W.	ts of W and the	re adde e result	d to the is place	d in	Encoding: Description:
Word	ds:	1					
Cycl	es:	1					
QC	vcle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proces Data	S	Write to W	D	
<u>Exar</u>	nple: Before Instruc W = After Instructic	ADDLW 1 tion 10h on	L5h				
	W =	25h					Words:
							Cycles:
							Q Cycle Activity: Q1 Decode
							Example: Before Instru W REG After Instruct

Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(W) + (f) \rightarrow	dest		
Status Affected:	N, OV, C, E	DC, Z		
Encoding:	0010	01da	ffff	ffff
Description:	Add W to result is sto result is sto (default).	egister 'f'. pred in W. pred back	If 'd' is '0 If 'd' is '1 in registe	', the ', the r 'f'
	If 'a' is '0', t If 'a' is '1', t GPR bank.	he Acces he BSR i	s Bank is used to	selected. select the
	If 'a' is '0' a set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Offs	Ind the ex led, this in Literal Of never f < 9 2.2.3 "Byte ed Instruction set Mode	Attended in Instruction Ifset Addree 25 (5Fh). Attended A	struction operates essing See ed and Indexed ils.
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce: Data	ss V i des	/rite to stination
Example:	ADDWF	REG, (D, O	
Before Instruc	tion			
W REG	= 17h = 0C2h			
After Instructio)n - 000b			
REG	= 0D9H = 0C2h			

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

PIC18F66K80 FAMILY

IORL	w	Inclusive OR Literal with W								
Synta	ax:	IORLW k								
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$							
Oper	ation:	(W) .OR. k	$x \rightarrow W$							
Statu	s Affected:	N, Z								
Enco	oding:	0000	1001	kkk	k	kkkk				
Description: The contents of W are ORed with th eight-bit literal 'k'. The result is place in W.					vith the placed					
Word	ls:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3	3		Q4				
	Decode	Read literal 'k'	Proce Data	ess a	W	/rite to W				
Exan	nple:	IORLW	35h							
	Before Instruc W	tion = 9Ah								

BFh

=

After Instruction W

IOR	NF	Inclusive	OR W wit	h f					
Synt	ax:	IORWF	f {,d {,a}}						
Oper	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Oper	ration:	(W) .OR. (1	$ \rightarrow dest $						
Statu	is Affected:	N, Z							
Enco	oding:	0001	00da	ffff	ffff				
Desc	cription:	Inclusive C '0', the res the result is (default).	OR W with ult is plac s placed b	ed in W. back in re	ʻʻf'. If ʻd' is If ʻd' is ʻ1', egister ʻf'				
		lf 'a' is '0', If 'a' is '1', GPR bank	the Acces the BSR i	s Bank i s used to	s selected. o select the				
		If 'a' is '0' a set is enab in Indexed mode when Section 29 Bit-Oriente Literal Off	and the ex led, this i Literal Of never f < 9 9.2.3 "By ed Instru set Mode	tended i nstructio fset Add 95 (5Fh) te-Orien ctions in e ² for def	instruction n operates ressing . See ted and n Indexed tails.				
Word	ds:	1							
Cycle	es:	1							
QC	vcle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Proce Data	ss a de	Write to estination				
<u>Exar</u>	<u>nple:</u> Before Instruc RESULT W	IORWF R tion = 13h = 91h	ESULT,	0, 1					

13h 93h

After Instruction RESULT = W =

31.6.2 TIMING CONDITIONS

The temperature and voltages specified in Table 31-5 apply to all timing specifications unless otherwise noted. Figure 31-3 specifies the load conditions for the timing specifications.

TABLE 31-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)	
AC CHARACTERISTICS	Operating temperature	-40°C \leq TA \leq +85°C for industrial
		-40°C \leq TA \leq +125°C for extended
	Operating voltage VDD ra	nge as described in Section 31.1 and Section 31.3.

FIGURE 31-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



PIC18F66K80 FAMILY

Configuration Mode	438
Configuration Register Protection	482
Core Features	
Easy Migration	12
Extended Instruction Set	11
Memory Options	11
nanoWatt Technology	11
Oscillator Options and Features	11
CPFSEQ	500
CPFSGT	501
CPFSLT	501
Crystal Oscillator/Ceramic Resonator	
Customer Change Notification Service	617
Customer Notification Service	617
Customer Support	617

D

Comparing Addressing Modes with the Extended In-
struction Set Enabled127
Direct
Indexed Literal Offset126
BSR128
Instructions Affected 126
Mapping Access Bank 128
Indirect 123
Inherent and Literal 123
Data EEPROM
Associated Registers 144
Code Protection
During Code-Protect
EEADR and EEADRH Registers
EECON1 and EECON2 Registers
Overview
Reading141
Spurious Write Protection
Using
Write Verity
Writing
Data EEPROM Memory
Operation During Code-Protect
Data Memory
Access Bank
Bank Select Register (BSR)
Extended Instruction Set
General Purpose Registers
Memory Maps
PICTOFASROU/A0ROU Devices
Special Function Registers
Special Function Registers
Data Signal Modulator (DSM)
Carrier Signal Sources 107
Carrier Source
Pin Disable 200
Polarity Select 200
Carrier Synchronization 197
Effects of a Reset
Modulated Output Polarity 200
Modulator Signal Sources 197
Modulator Source Pin Disable 200
Operation 197
Operation in Sleep Mode 200
Programmable Modulator Data 200
Slew Rate Control
DAW

DC Characteristics	
CTMU Current Source Specifications	557
PIC18F66K80 Family (Industrial) 555	5, 557
Power-Down and Supply Current	540
Supply Voltage	539
DCFSNZ	503
DECF	502
DECFSZ	503
Default System Clock	57
Details on Individual Family Members	12
Development Support	533
Device Overview	11
Features (28-Pin Devices)	13
Features (40/44-Pin Devices)	13
Features (64-Pin Devices)	14
Device Reset Timers	83
Oscillator Start-up Timer (OST)	83
PLL Lock Time-out	83
Power-up Timer (PWRT)	83
Direct Addressing	124
Disable/Sleep Mode	438

Е

ECAN Module	391
Baud Rate Setting	446
Bit Time Partitioning	446
Bit Timing Configuration Registers	452
Calculating To, Nominal Bit Rate and Nominal Bit Ti	me
449	
CAN Baud Rate Registers	430
CAN Control and Status Registers	393
CAN I/O Control Register	433
CAN Interrupt Registers	434
CAN Interrupts	453
Bus Activity Wake-up	454
Bus-Off	455
Code Bits	454
Error	454
Message Error	454
Receive	454
Receiver Bus Passive	455
Receiver Overflow	455
Receiver Warning	455
Transmit	454
Transmitter Bus Passive	455
Transmitter Warning	455
CAN Message Buffers	440
Dedicated Receive	440
Dedicated Transmit	440
Programmable Auto-RTR	441
Programmable Transmit/Receive	440
CAN Message Transmission	441
Aborting	441
Initiating	441
Priority	442
CAN Modes of Operation	438
CAN Registers	393
Configuration Mode	438
Dedicated CAN Receive Buffer Registers	406
Dedicated CAN Transmit Buffer Registers	400
Disable/Sleep Mode	438
Error Detection	452
Acknowledge	452
Bit	452
CRC	452
Error Modes and Counters	452

 $\ensuremath{\textcircled{}^{\circ}}$ 2010-2012 Microchip Technology Inc.