

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf26k80-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.


Typical low-cost, 10  $\mu$ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex:  $\pm 15\%$  over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of  $\pm 22\%$ . Due to the extreme temperature tolerance, a 10  $\mu$ F nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for X7R type and Y5V type capacitors is shown in Figure 2-4.

#### FIGURE 2-4: DC BIAS VOLTAGE vs. CAPACITANCE CHARACTERISTICS



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5V core voltage. Suggested capacitors are shown in Table 2-1.

# 2.5 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 $\Omega$ .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 30.0 "Development Support"**.

#### 3.5 External Oscillator Modes

#### 3.5.1 CRYSTAL OSCILLATOR/CERAMIC **RESONATORS (HS MODES)**

In HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 3-4 shows the pin connections.

The oscillator design requires the use of a crystal rated for parallel resonant operation.

Note: Use of a crystal rated for series resonant operation may give a frequency out of the crystal manufacturer's specifications.

#### **CAPACITOR SELECTION FOR TABLE 3-2:** CERAMIC RESONATORS

Typical	Capacitor	Values	Used:	

Mode	Freq.	OSC1	OSC2
HS	8.0 MHz	27 pF	27 pF
	16.0 MHz	22 pF	22 pF

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator-specific information:

- AN588, "PIC<sup>®</sup> Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices"
- AN849, "Basic PIC<sup>®</sup> Oscillator Design"
- AN943, "Practical PIC® Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following Table 3-3 for additional information.

#### **TABLE 3-3:** CAPACITOR SELECTION FOR **CRYSTAL OSCILLATOR**


Osc Type	Crystal Freq.	Typical Capa Tes	
	Fieq.	C1	C2
HS	4 MHz	27 pF	27 pF
	8 MHz	22 pF	22 pF
	20 MHz	15 pF	15 pF

#### Capacitor values are for design guidance only.


Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

Refer to the Microchip application notes cited in Table 3-2 for oscillator specific information. Also see the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
  - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - 3: Rs may be required to avoid overdriving crystals with low drive level specification.
  - 4: Always verify oscillator performance over the VDD and temperature range that is expected for the application.



### **RESONATOR OPERATION** (HS OR HSPLL CONFIGURATION)



# 4.6 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes").

### 4.6.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCONx or PIEx registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see **Section 10.0 "Interrupts"**).

## 4.6.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 4.2 "Run Modes" and Section 4.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 28.2 "Watchdog Timer (WDT)").

Executing a SLEEP or CLRWDT instruction clears the WDT timer and postscaler, loses the currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifies the IRCFx bits in the OSCCON register (if the internal oscillator block is the device clock source).

### 4.6.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the HFIOFS/MFIOFS bits are set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up, and the type of oscillator, if the new clock source is the primary clock. Exit delays are summarized in Table 4-4.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 28.4 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 28.5 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

#### 4.6.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. The two cases are:

- When in PRI\_IDLE mode, where the primary clock source is not stopped
- When the primary clock source is not any of the LP, XT, HS or HSPLL modes

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI\_IDLE), or normally, does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval, TCSD, following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

## 7.4 Erasing Flash Program Memory

The erase blocks are 32 words or 64 bytes.

Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

#### 7.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load the Table Pointer register with the address of row to be erased.
- 2. Set the EECON1 register for the erase operation:
  - · Set the EEPGD bit to point to program memory
  - Clear the CFGS bit to access program memory
  - · Set the WREN bit to enable writes
  - · Set the FREE bit to enable the erase
- 3. Disable the interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- Set the WR bit. This begins the row erase cycle. The CPU will stall for the duration of the erase for TIW. (See Parameter D133A.)
- 7. Re-enable interrupts.

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; load TBLPTR with the base ; address of the memory block
ERASE_ROW			
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

#### EXAMPLE 7-2: ERASING A FLASH PROGRAM MEMORY ROW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF/ FIFOFIF
bit 7	•						bit
Legend:	1.1		1.11			1	
R = Readable		W = Writable		-	nented bit, read		
-n = Value at	PUR	'1' = Bit is set	[	'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	IRXIF: Invalid	d Message Rec	eived Interrup	t Flag bits			
		d message occ	•	•			
		id message occ					
bit 6	WAKIF: Bus	Wake-up Activi	ity Interrupt Fla	ag bit			
		on the CAN bus ity on the CAN					
bit 5	ERRIF: Erro	r Interrupt Flag	bit (Multiple s	ources in CON	ISTAT register)		
		has occurred in		• •	ources)		
		module errors					
bit 4		nsmit Buffer 2 l					
		t Buffer 2 has c t Buffer 2 has n			•	lay be reloaded	
bit 3		nsmit Buffer 1 li	•		a message		
		t Buffer 1 has c			nessage and m	ay be reloaded	l
	0 = Transmi	t Buffer 1 has n	ot completed	transmission of	a message		
bit 2		nsmit Buffer 0 I					
		t Buffer 0 has c t Buffer 0 has n				ay be reloaded	l
bit 1	RXB1IF: Red	ceive Buffer 1 Ir	nterrupt Flag b	bit			
	$\frac{\text{Mode 0:}}{1 - CAN De}$	aaiua Duffar 1 k					
		ceive Buffer 1 h ceive Buffer 1 h		0			
	Modes 1 and						
		Receive Buffer/I			•		
		Receive Buffer/I			message		
bit 0	=	is dependent o	on the selected	I mode:			
	Mode 0: <b>PYBOIE:</b> Rec	ceive Buffer 0 Ir	nterrunt Elaa h	.i+			
		ceive Buffer 0 h					
		ceive Buffer 0 h		•			
	<u>Mode 1:</u> Unimplemer	nted: Read as '	0'				
	Mode 2:						
	FIFOFIF: FIF	O Full Interrup	t Flag bit				
		s reached full s			UE bit		

# REGISTER 10-8: PIR5: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 5

# REGISTER 10-13: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE/ FIFOFIE
bit 7		-					bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	IRXIE: Invali 1 = Interrupt	d Message Rec	eived Interrup	ot Flag bit			
	0 = Interrupt						
bit 6	•	Wake-up Activ	itv Interrupt FI	aq bit			
	1 = Interrupt 0 = Interrupt	t is enabled					
bit 5	ERRIE: Erro	or Interrupt Flag	bit (multiple s	ources in the (	COMSTAT regi	ister)	
	1 = Interrupt 0 = Interrupt	t is enabled			-	·	
bit 4	TXB2IE: Tra	nsmit Buffer 2 I	nterrupt Flag I	bit			
	1 = Interrupt 0 = Interrupt						
bit 3	TXB1IE: Tra	nsmit Buffer 1 I	nterrupt Flag I	bit			
	1 = Interrupt 0 = Interrupt						
bit 2	TXB0IE: Tra	nsmit Buffer 0 I	nterrupt Flag I	bit			
	1 = Interrupt 0 = Interrupt						
bit 1	RXB1IE: Re	ceive Buffer 1 li	nterrupt Flag b	bit			
	1 = Interrupt 0 = Interrupt						
bit 0	Bit operation Mode 0:	is dependent c	n the selected	d mode:			
	<b>RXB0IE</b> : Red 1 = Interrupt		nterrupt Flag b	bit			
	0 = Interrupt	t is disabled					
	Mode 1: Unimplemer	nted: Read as '	0'				
	Mode 2:						
		O Full Interrup	t Flag bit				
	1 = Interrupt						
	0 = Interrupt						

### 10.6 INTx Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge. If that bit is clear, the trigger is on the falling edge.

When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Before re-enabling the interrupt, the flag bit (INTxIF) must be cleared in software in the Interrupt Service Routine.

All external interrupts (INT0, INT1, INT2 and INT3) can wake up the processor from the power-managed modes, if bit, INTxIE, was set prior to going into the power-managed modes. If the Global Interrupt Enable bit (GIE) is set, the processor will branch to the interrupt vector following wake-up.

The interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the Interrupt Priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>).

There is no priority bit associated with INT0; it is always a high-priority interrupt source.

#### 10.7 TMR0 Interrupt

In 8-bit mode (the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh  $\rightarrow$  0000h) will set TMR0IF.

The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). For further details on the Timer0 module, see **Section 13.0 "Timer0 Module"**.

## 10.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>), and each individual pin can be enabled/disabled by its corresponding bit in the IOCB register.

Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

REGISTER 10-20:	IOCB: INTERRUPT-ON-CHANGE PORTB CONTROL REGISTER	

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IOCB7 <sup>(1)</sup>	IOCB6 <sup>(1)</sup>	IOCB5 <sup>(1)</sup>	IOCB4 <sup>(1)</sup>	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ontrol bits <sup>(1)</sup>
ontrol bits <sup>(1)</sup>

1 = Interrupt-on-change is enabled

0 = Interrupt-on-change is disabled

bit 3-0 Unimplemented: Read as '0'

Note 1: Interrupt-on-change also requires that the RBIE bit of the INTCON register be set.

In addition to the expanded range of modes available through the CCP1CON and ECCP1AS registers, the ECCP module has two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are:

- ECCP1DEL Enhanced PWM Control
- PSTR1CON Pulse Steering Control

# 20.1 ECCP Outputs and Configuration

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. The CCP1CON register is modified to allow control over four PWM outputs: ECCP1/P1A, P1B, P1C and P1D. Applications can use one, two or four of these outputs.

The outputs that are active depend on the ECCP operating mode selected. The pin assignments are summarized in Table 20-2.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M<1:0> and CCP1M<3:0> bits. The appropriate TRIS direction bits for the port pins must also be set as outputs.

#### 20.1.1 ECCP MODULE AND TIMER RESOURCES

The ECCP modules use Timers, 1, 2, 3 and 4, depending on the mode selected. These timers are available to CCP modules in Capture, Compare or PWM modes, as shown in Table 20-1.

#### TABLE 20-1: ECCP MODE – TIMER RESOURCE

ECCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2 or Timer4

The assignment of a particular timer to a module is determined by the Timer to ECCP enable bits in the CCPTMRS register (Register 20-2). The interactions between the two modules are depicted in Figure 20-1. Capture operations are designed to be used when the timer is configured for Synchronous Counter mode. Capture operations may not work as expected if the associated timer is configured for Asynchronous Counter mode.

## 20.2 Capture Mode

In Capture mode, the CCPR1H:CCPR1L register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding ECCP1 pin. An event is defined as one of the following:

- · Every falling edge
- · Every rising edge
- Every fourth rising edge
- Every 16<sup>th</sup> rising edge

The event is selected by the mode select bits, CCP1M<3:0> (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF, is set (PIR3<1>). The flag must be cleared by software. If another capture occurs before the value in the CCPR1H/L register is read, the old captured value is overwritten by the new captured value.

## 20.2.1 ECCP PIN CONFIGURATION

In Capture mode, the appropriate ECCP1 pin should be configured as an input by setting the corresponding TRIS direction bit.

**Note:** If the ECCP1 pin is configured as an output, a write to the port can cause a capture condition.

## 20.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the Timer register pair value selected in the CCPTMR1 register. When a match occurs, the ECCP1 pin can be:

- Driven high
- Driven low
- Toggled (high-to-low or low-to-high)
- Unchanged (that is, reflecting the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP1M<3:0>). At the same time, the interrupt flag bit, CCP1IF, is set.

#### 20.3.1 ECCP PIN CONFIGURATION

Users must configure the ECCP1 pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the C	CP1CON re	egister wil	I force
	the ECCP1	compare	output	latch
	(depending on	device conf	iguration)	to the
	default low lev	/el. This is r	not the pe	ort I/O
	data latch.			

#### 20.3.2 TIMER1/2/3/4 MODE SELECTION

Timer1, 2, 3 or 4 must be running in Timer mode or Synchronized Counter mode if the ECCP module is using the compare feature. In Asynchronous Counter mode, the compare operation will not work reliably.

#### 20.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the ECCP1 pin is not affected; only the CCP1IF interrupt flag is affected.


#### 20.3.4 SPECIAL EVENT TRIGGER

The ECCP module is equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCP1M<3:0> = 1011).

The Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPR1 registers to serve as a programmable Period register for either timer.

The Special Event Trigger can also start an A/D conversion. In order to do this, the A/D Converter must already be enabled.





# REGISTER 20-5: PSTR1CON: PULSE STEERING CONTROL<sup>(1)</sup>

bit 7 bit 0							
CMPL1	CMPL0	—	STRSYNC	STRD	STRC	STRB	STRA
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	CMPL<1:0>: Complementary Mode Output Assignment Steering Sync bits
	00 = See STR < D:A
	01 = PA and PB are selected as the complementary output pair
	10 = PA and PC are selected as the complementary output pair
6:4 C	11 = PA and PD are selected as the complementary output pair
bit 5	Unimplemented: Read as '0'
bit 4	STRSYNC: Steering Sync bit
	1 = Output steering update occurs on the next PWM period
	0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3	STRD: Steering Enable bit D
	1 = P1D pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1D pin is assigned to port pin
bit 2	STRC: Steering Enable bit C
	1 = P1C pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1C pin is assigned to port pin
bit 1	STRB: Steering Enable bit B
	1 = P1B pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1B pin is assigned to port pin
bit 0	STRA: Steering Enable bit A
	1 = P1A pin has the PWM waveform with polarity control from CCP1M<1:0>
	0 = P1A pin is assigned to port pin
Note 1:	The PWM Steering mode is available only when the CCP1CON register bits, CCP1M<3:2> = 11 and
	The is will be a series in the series and a series of the

P1M<1:0> = 00.

# REGISTER 21-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV <sup>(1)</sup>	SSPEN <sup>(2)</sup>	CKP	SSPM3 <sup>(3)</sup>	SSPM2 <sup>(3)</sup>	SSPM1 <sup>(3)</sup>	SSPM0 <sup>(3)</sup>
bit 7					•	• •	bit (
Legend:							
R = Reada		W = Writable bit		-	nented bit, rea		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	WCOL: Write	Collision Detec	t bit				
	software)		written while	it is still transm	itting the previ	ious word (mus	t be cleared ir
	0 = No collisi						
bit 6		eive Overflow In	dicator bit				
	$\frac{\text{SPI Slave mo}}{1 = A \text{ new by}}$		hila tha SSPF	BUF register is s	till holding the	previous data li	n case of over
				flow can only oc			
				ta, to avoid settir			
	0 = No overfl	ow	c		•		
bit 5	SSPEN: Mas	ter Synchronous	s Serial Port I	Enable bit <sup>(2)</sup>			
				SCK, SDO, SD these pins as I		erial port pins	
bit 4	CKP: Clock F	olarity Select bi	t				
		for clock is a high					
	0 = Idle state	for clock is a lov	w level				
bit 3-0	SSPM<3:0>:	Master Synchro	nous Serial I	Port Mode Selec	ct bits <sup>(3)</sup>		
		laster mode: clo					
				<u>SS</u> pin control		an be used as l	I/O pin
				SS pin control	enabled		
		laster mode: clo laster mode: clo		•			
		laster mode: clo					
		laster mode: clo					
	n Master mode, t writing to the SSF		is not set sind	ce each new rec	eption (and tra	ansmission) is i	nitiated by
	When enabled th	0	n nronerly c	onfigured as inn	ute or outpute		

- 2: When enabled, these pins must be properly configured as inputs or outputs.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in I<sup>2</sup>C mode only.

#### 21.4.2 OPERATION

The MSSP module functions are enabled by setting the MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the  $I^2C$  operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following  $I^2C$  modes to be selected:

- I<sup>2</sup>C Master mode, clock
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Firmware Controlled Master mode, slave is Idle

Selection of any I<sup>2</sup>C mode with the SSPEN bit set forces the SCL and SDA pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC bit. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

#### 21.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The  $I^2C$  Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overrightarrow{ACK}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit, SSPIF, is set. The BF bit is cleared by reading the SSPBUF register, while bit, SSPOV, is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing Parameter 100 and Parameter 101.


### 21.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register, SSPSR<7:1>, is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. The  $R/\overline{W}$  (SSPSTAT<2>) bit must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with Steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits, SSPIF, BF and UA, are set on address match).
- 2. Update the SSPADD register with second (low) byte of address (clears bit, UA, and releases the SCL line).
- 3. Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits, SSPIF, BF and UA, are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit, UA.
- 6. Read the SSPBUF register (clears bit, BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits, SSPIF and BF, are set).
- 9. Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.



## 21.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

#### 21.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP bit being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 21-15).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
  - 2: The CKP bit can be set in software, regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

### 21.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

**Note:** If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

#### 21.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 21-10).

- Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
  - **2:** The CKP bit can be set in software regardless of the state of the BF bit.

#### 21.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode

In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 21-13).

TADLE 22-0.	REGIST	-10 40000						
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
PIR3	—	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	
PIE3	—	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_
IPR3	—	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG1	EUSART1 T	ransmit Regi	ster					
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
SPBRGH1	EUSART1 E	aud Rate Ge	enerator Regi	ister High By	te			
SPBRG1	EUSART1 E	aud Rate Ge	enerator Regi	ister Low Byt	е			
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG2	EUSART2 T	ransmit Regi	ster					
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
SPBRGH2	EUSART2 E	aud Rate Ge	enerator Regi	ister High By	te			
SPBRG2	EUSART2 E	aud Rate Ge	enerator Regi	ister Low Byt	е			
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D
legend:	unimplomon	ted locations	road as '0'	Shadad colle	aro not usor	for asynchr	anous transm	ionion

# TABLE 22-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

#### 22.5 EUSARTx Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

#### 22.5.1 EUSARTx SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set.

e) If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- 8. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
PIR3	—	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	-
PIE3	—	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	_
IPR3	—	_	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG1	EUSART1 T	ransmit Regis	ster					
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
SPBRGH1	EUSART1 B	aud Rate Gei	nerator Regi	ster High Byt	e			
SPBRG1	EUSART1 B	aud Rate Ger	nerator Regi	ster Low Byte	9			
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG2	EUSART2 T	ransmit Regis	ster					
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
SPBRGH2	EUSART2 B	aud Rate Gei	nerator Regi	ster High Byt	e			
SPBRG2	EUSART2 B	aud Rate Gei	nerator Regi	ster Low Byte	Э			
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
ODCON	SSPOD	CCP5OD	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D


## TABLE 22-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0
bit 7							bit
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set	:	'0' = Bit is clea		x = Bit is unkr	nown
bit 7	CON: Compa	irator Enable b	it				
	1 = Comparat						
bit 6	COE: Compa	rator Output E	nable bit				
		tor output is protor output is int	esent on the C ernal only	xOUT pin			
bit 5	CPOL: Comp	arator Output	Polarity Select	bit			
		tor output is inv tor output is no					
bit 4-3	EVPOL<1:0>	: Interrupt Pola	arity Select bits				
	10 = Interrupt 01 = Interrupt	t generation on	ly on low-to-hig	f the output <sup>(1)</sup> ow transition of t gh transition of t			
bit 2	CREF: Comp	arator Referen	ce Select bit (r	on-inverting inp	out)		
		• •	nects to interna nects to CxINA	I CVREF voltage	2		
bit 1-0	<b>CCH&lt;1:0&gt;:</b> C	Comparator Cha	annel Select bi	ts			
	10 = Inverting 01 = Inverting	input of comp input of comp	arator connect	s to V <sub>BG</sub> s to C2INB pin <sup>(2</sup> s to CxINC pin s to C1INB pin <sup>(2</sup>			
	The CMPxIF is au after the initial co		t any time this	mode is selecte	d and must be	e cleared by the	application
	Comparator 1 use	•	n input to the ir	verting terminal	I. Comparator	2 uses C1INB a	as an input to

### REGISTER 24-1: CMxCON: COMPARATOR CONTROL x REGISTER

2: Comparator 1 uses C2INB as an input to the inverting terminal. Comparator 2 uses C1INB as an input to the inverted terminal.



#### FIGURE 31-13: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

TADLL	31-17. EA				, 011	0)	1
Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		3 Тсү		ns	
70A	TssL2WB	SS to write to SSPBUF		3 Тсү	_	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge		20	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	ck Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK Ed	ge	40		ns	
75	TDOR	SDO Data Output Rise Time		—	25	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	$\overline{SS}$ $\uparrow$ to SDO Output High-impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)		—	25	ns	
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40		ns	

TABLE 31-17:	EXAMPLE SPI MODE REQUIREMENTS	(SLAVE MODE TIMING, $CKE = 0$ )	

**Note 1:** Requires the use of Parameter 73A.

**2:** Only if Parameter 71A and 72A are used.

NOTES:

BnDLC (TX/RX Buffer n Data Length Code in Transmit Mode)420
BnDm (TX/RX Buffer n Data Field Byte m in Receive
Mode)418 BnDm (TX/RX Buffer n Data Field Byte m in Transmit
Mode)418 BnEIDH (TX/RX Buffer n Extended Identifier, High Byte
in Receive Mode)417 BnEIDH (TX/RX Buffer n Extended Identifier, High Byte
in Transmit Mode)417 BnEIDL (TX/RX Buffer n Extended Identifier, Low Byte in
Receive Mode)
BnSIDH (TX/RX Buffer n Standard Identifier, High Byte
in Receive Mode)415 BnSIDH (TX/RX Buffer n Standard Identifier, High Byte
in Transmit Mode)
BnSIDL (TX/RX Buffer n Standard Identifier, Low Byte in
Receive Mode)
BRGCON1 (Baud Rate Control 1)
BRGCON2 (Baud Rate Control 2)
BSEL0 (Buffer Select 0)
CANCON (CAN Control)
CANSTAT (CAN Status)
CCP1CON (Enhanced Capture/Compare/PWM1 Con-
trol)
CCPPRxL (CCPx Period Low Byte)
CCPRxH (CCPx Period High Byte)255 CCPTMRS (CCP Timer Select)254, 267
CCPxCON (CCPx Control, CCP2-CCP5)
CIOCON (CAN I/O Control) 433
CMSTAT (Comparator Status)
CMxCON (Comparator Control x)
COMSTAT (CAN Communication Status)
CONFIG1H (Configuration 1 High)
CONFIG1L (Configuration 1 Low)459 CONFIG2H (Configuration 2 High)462
CONFIG2H (Configuration 2 High)
CONFIG3H (Configuration 3 High)
CONFIG4L (Configuration 4 Low)
CONFIG5H (Configuration 5 High) 466
CONFIG5L (Configuration 5 Low)
CONFIG6H (Configuration 6 High)
CONFIG6L (Configuration 6 Low)467 CONFIG7H (Configuration 7 High)470
CONFIG7E (Configuration 7 Figh)
CTMUCONH (CTMU Control High)
CTMUCONL (CTMU Control Low)
CTMUICON (CTMU Current Control) 238
CVRCON (Comparator Voltage Reference Control). 381
DEVID1 (Device ID 1)
DEVID2 (Device ID 2)471 ECANCON (Enhanced CAN Control)398
ECCP1AS (ECCP1 Auto-Shutdown Control)
ECCP1DEL (Enhanced PWM Control)
EECON1 (Data EEPROM Control 1)
EECON1 (EEPROM Control 1) 131
HLVDCON (High/Low-Voltage Detect Control)
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2)150 INTCON3 (Interrupt Control 3)151
IOCB (Interrupt-on-Change PORTB Control)
IPR1 (Peripheral Interrupt Priority 1)
IPR2 (Peripheral Interrupt Priority 2) 163
IPR3 (Peripheral Interrupt Priority 3)164

IDDA (Deripheral Interrupt Driority A)		-
IPR4 (Peripheral Interrupt Priority 4)	16	5
IPR5 (Peripheral Interrupt Priority 5) 10	66 43	6
MDCARH (Modulation High Carrier Control)	20	3
MDCARL (Modulation Low Carrier Control)	20	4
MDCON (Modulation Control Register)	20	1
MDSRC (Modulation Source Control)	20	2
MSEL0 (Mask Select 0)	42	6
MSEL1 (Mask Select 1)	42	7
MSEL2 (Mask Select 2)		
MSEL3 (Mask Select 3)	42	9
ODCON (Peripheral Open-Drain Control)		
OSCCON (Oscillator Control)	5	3
OSCCON2 (Oscillator Control 2)		
OSCTUNE (Oscillator Tuning)	5	5
PADCFG1 (Pad Configuration)		
PIE1 (Peripheral Interrupt Enable 1)	15	7
PIE2 (Peripheral Interrupt Enable 2)		
PIE3 (Peripheral Interrupt Enable 3)	15	9
PIE4 (Peripheral Interrupt Enable 4)		
PIE5 (Peripheral Interrupt Enable 5) 10	61 43	5
PIR1 (Peripheral Interrupt Request (Flag) 1)	15	2
PIR2 (Peripheral Interrupt Request (Flag) 2)	15	3
PIR3 (Peripheral Interrupt Request (Flag) 3)	15	4
PIR4 (Peripheral Interrupt Request (Flag) 4)	15	5
PIR5 (Peripheral Interrupt Request (Flag) 5) 1	56, 43	4
PMD0 (Peripheral Module Disable 0)		
PMD1 (Peripheral Module Disable 1)	/	4
PMD2 (Peripheral Module Disable 2)	7	3
PSPCON (Parallel Slave Port Control)		
PSTR1CON (Pulse Steering Control)	28	3
RCON (Reset Control)		
RCSTAx (Receive Status and Control)	33	5
REFOCON (Reference Oscillator Control)		
		2
RXB0CON (Receive Buffer 0 Control)	40	6
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control)	40 40	6 8
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control)	40 40	6 8
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code).	40 40 41	6 8 1
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m)	40 40 41 41	6 8 1 1
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m)	40 40 41 41	6 8 1 1
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie	40 40 41 41 er, Hig	6 8 1 1 h
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte)	40 40 41 41 er, Hig 41	6 8 1 1 h 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte)	40 40 41 41 er, Hig 41	6 8 1 1 h 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie	40 40 41 41 er, Hig 41 er, Lov	6 8 1 h 0 N
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41	6 8 1 h 0 v 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41	6 8 1 h 0 v 0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie	40 40 41 er, Hig er, Hig er, Lov 41 er, Hig	6 8 1 1 h 0 <i>w</i> 0 h
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40	6811h0w0h9
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40	6811h0w0h9
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov	6811h0w0h9w
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Hig er, Lov 41	6811h0v0h9v0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Hig er, Lov 41	6811h0v0h9v0
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Lov er, Lov 41 41	6811h0w0h9w02
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Lov er, Lov 41 41 42	6811h0w0h9w025
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Lov er, Lov 41 41 42	6811h0w0h9w025
RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code). RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifie Byte) RXBnEIDL (Receive Buffer n Extended Identifie Byte) RXBnSIDH (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXBnSIDL (Receive Buffer n Standard Identifie Byte) RXERRCNT (Receive Firter Count) RXFBCONn (Receive Filter Buffer Control n) RXFCONn (Receive Filter Control n)	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Lov 40 er, Lov 41 42 42	6811h0v0h9v0254
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Count)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended Receive Receive Filter N Extended Receive R</li></ul>	40 40 41 er, Hig er, Lov 41 er, Hig er, Lov er, Lov er, Lov 20 41 42 42 ed Ider	6811h0v0h9v0254
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Count)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended Receive Receive Filter N Extended Receive R</li></ul>	40 40 41 er, Hig er, Lov 41 er, Hig er, Lov er, Lov er, Lov 20 41 42 42 ed Ider	6811h0v0h9v0254
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 42 ed Ider 42	6811h0~0h9~0254-2
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 42 ed Ider 42 ed Ider	6811h0~0h9~0254-21-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 42 ed Ider 42 ed Ider	6811h0%0h9%0254121-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Extended tifier, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 ed Ider 42 ed Ider 42 ed Ider	6811h0 00h9 0254 - 2 - 2
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard Identifier, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 ed Ider 42 ed Ider 42 ed Ider	6811h0 0 0 h9 0 0 2 5 4 - 2 - 2 -
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard Identifier, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 42 ed Ider 42 ed Ider 42 ed Ider	6811h0 0 0 h9 0 0 2 5 4 - 2 - 2 -
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> </ul>	40 40 41 er, Hig er, Lov 41 er, Hig er, Lov er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42 ed Ider 42	6811h0 0 0 h9 0 0 2 5 4 - 2 - 2 - 1
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Lov 41 er, Lov er, Lov 42 ed Ider 42 ed Ider	6811h0w0h9w0254i-2i-2i-1i-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Filter n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Lov 41 er, Lov er, Lov 42 ed Ider 42 ed Ider	6811h0w0h9w0254i-2i-2i-1i-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 ed Ider 42 rd Ider 42 rd Ider 42 rd Ider 42	6811h0w0h9w0254i-2i-2i-1i-1
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERSOND (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERSOND (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extendet Identifier Mask, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d3d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter n Standard Identifie Byte)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 42 rd Ider	6811h0w0h9w0254i-2i-2i-1i-1d3d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDH (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extendet Identifier Mask, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov er, Lov er, Lov er, Lov er, 40 er, 40 er, 40 er, 40 er, 42 ed Ider 42 ed Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDH (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Firter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extendet tifier Mask, High Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Extendet Mask, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Hig 41 er, Hig 41 er, Hig 42 er, Lov 41 er, Lov 41 er, Lov 42 erd Ider 42 erd Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDH (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extendet Identifier Mask, High Byte)</li> </ul>	40 40 41 er, Hig 41 er, Hig 41 er, Hig 41 er, Hig 42 er, Lov 41 er, Lov 41 er, Lov 42 erd Ider 42 erd Ider 42 rd Ider 	6811h0w0h9w0254i-2i-2i-1i-1d3d3d
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Explanation Mask, High Byte)</li> <li>RXMnSIDH (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 41 er, Hig 42 er, Lov er, Lov er, Lov er, 40 er, 40 er, 40 er, 41 dider 42 erd Ider 42 dider 42 dider 42 erd Ider 42 dider 42 erd Ider 42 erd Ider 	6811h0v0h9v0254h2h2h2h1h1d3d3d2
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li></ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 41 er, Hig 42 er, Lov er, Lov er, Lov er, 41 er, 42 ed Ider 42 ed Ider 42 rd Ider 42 tende 42 tende 42 rd Ider 42 rd Ider 42 rd Ider 42 tende 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 rd Ider 42 tende	6811h0w0h9w0254i-2i-2i-1i-1d3d3d2i-
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFREONn (Receive Filter Control n)</li></ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 	6811h0w0h9w0254i-2i-1i-1d3d3d2i-3
<ul> <li>RXB0CON (Receive Buffer 0 Control)</li> <li>RXB1CON (Receive Buffer 1 Control)</li> <li>RXBnDLC (Receive Buffer n Data Length Code).</li> <li>RXBnDM (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifie Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifie Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifie Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFREIDH (Receive Acceptance Filter n Extendet tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Explanation Mask, High Byte)</li> <li>RXMnSIDH (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> </ul>	40 40 41 er, Hig 41 er, Lov 41 er, Hig 40 er, Lov 41 er, Hig 42 ed Ider 42 ed Ider 	6811h0w0h9w0254i-2i-1i-1d3d3d2i-3