



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf65k80t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Diagrams (Continued)



Pin Name	Pin Num	Pin Type	Buffer Type	Description			
				PORTF is a bidirectional I/O port.			
RF0/MDMIN	17						
RF0		I/O	ST/ CMOS	Digital I/O.			
MDMIN		I	CMOS	Modulator source input.			
RF1	19						
RF1		I/O	ST/ CMOS	Digital I/O.			
RF2/MDCIN1	35						
RF2		I/O	ST/ CMOS	Digital I/O.			
MDCIN1		Ι	ST	Modulator Carrier Input 1.			
RF3	36						
RF3		I/O	ST/ CMOS	Digital I/O.			
RF4/MDCIN2	44						
RF4		I/O	ST/ CMOS	Digital I/O.			
MDCIN2		Ι	ST	Modulator Carrier Input 2.			
RF5	45						
RF5		I/O	ST/ CMOS	Digital I/O.			
RF6/MDOUT	52						
RF6		I/O	ST/ CMOS	Digital I/O.			
MDOUT		0	CMOS	Modulator output.			
RF7	53						
RF7		I/O	ST/ CMOS	Digital I/O.			
Legend: $I^2C^{TM} = I^2C/SI$ ST = Schmitt	MBus ir t Triaae	nput buff r input v	fer vith CMC	CMOS = CMOS compatible input or output OS levels Analog = Analog input			
I = Input P = Power				O = Output			

TABLE 1-6:	PIC18F6XK80 PINOUT I/O DESCRIPTIONS ((CONTINUED)

3.2 Control Registers

The OSCCON register (Register 3-1) controls the main aspects of the device clock's operation. It selects the oscillator type to be used, which of the power-managed modes to invoke and the output frequency of the INTOSC source. It also provides status on the oscillators.

The OSCTUNE register (Register 3-3) controls the tuning and operation of the internal oscillator block. It also implements the PLLEN bit which controls the operation of the Phase Locked Loop (PLL) (see Section 3.5.3 "PLL Frequency Multiplier").

REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-1	R/W-1	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEN	IRCF2 ⁽²⁾	IRCF1 ⁽²⁾	IRCF0 ⁽²⁾	OSTS	HFIOFS	SCS1 ⁽⁴⁾	SCS0 ⁽⁴⁾
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7		IDLEN: Idle Enable bit
		1 = Device enters an Idle mode when a SLEEP instruction is executed
		0 = Device enters Sleep mode when a SLEEP instruction is executed
bit 6-4	4	IRCF<2:0>: Internal Oscillator Frequency Select bits ⁽²⁾
		111 = HF-INTOSC output frequency is used (16 MHz)
		110 = HF-INTOSC/2 output frequency is used (8 MHz, default)
		101 = HF-INTOSC/4 output frequency is used (4 MHz)
		100 = HF-INTOSC/8 output frequency is used (2 MHz)
		011 = HF-INTOSC/16 output frequency is used (1 MHz)
		If INTSRC = 0 and MFIOSEL = 0 : ^(3,5)
		010 = HF-INTOSC/32 output frequency is used (500 kHz)
		001 = HF-INTOSC/64 output frequency is used (250 kHz)
		000 = LF-INTOSC output frequency is used (31.25 kHz) ⁽⁰⁾
		If INTSRC = 1 and MFIOSEL = 0 : ^(3,3)
		010 = HF-INTOSC/32 output frequency is used (500 kHz)
		001 = HF-INTOSC/64 output frequency is used (250 kHz)
		000 = Hr - INTOSO/512 output frequency is used (31.25 km2)
		If IN I SRC = 0 and MFIOSEL = 1:(0,0) 0.10 = ME NTOSO output for word (E00 d =)
		010 = MF-INTOSC output frequency is used (500 kHz)
		$0.01 = I \text{E-INTOSC/2} \text{ output frequency is used (21.25 \text{ kHz})}$
		If $NTSPC = 1$ and $MEIOSEI = 1.35$
		$\frac{11 \text{ INTSRC} - 1 \text{ and MITOSEL} - 1}{10 For the second s$
		0.10 = MF-INTOSC/2 output frequency is used (300 kHz)
		000 = MF-INTOSC/16 output frequency is used (31.25 kHz)
bit 3		OSTS: Oscillator Start-up Timer Time-out Status bit ⁽¹⁾
		1 = Oscillator Start-up Timer (OST) time-out has expired; primary oscillator is running, as defined by FOSC<3:0>
		0 = Oscillator Start-up Timer (OST) time-out is running; primary oscillator is not ready – device is
		running from internal oscillator (HF-INTOSC, MF-INTOSC or LF-INTOSC)
Note	1:	The Reset state depends on the state of the IESO Configuration bit (CONFIG1H<7>).
	2:	Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing
		the device clocks.
	3:	The source is selected by the INTSRC bit (OSCTUNE<7>).
	4:	Modifying these bits will cause an immediate clock source switch.
	5:	INTSRC = OSCTUNE<7> and MFIOSEL = OSCCON2<0>.
	6:	This is the lowest power option for an internal source.

3.6 Internal Oscillator Block

The PIC18F66K80 family of devices includes an internal oscillator block which generates two different clock signals. Either clock can be used as the microcontroller's clock source, which may eliminate the need for an external oscillator circuit on the OSC1 and/or OSC2 pins.

The Internal oscillator consists of three blocks, depending on the frequency of operation. They are HF-INTOSC, MF-INTOSC and LF-INTOSC.

In HF-INTOSC mode, the internal oscillator can provide a frequency ranging from 31 KHz to 16 MHz, with the postscaler deciding the selected frequency (IRCF<2:0>).

The INTSRC bit (OSCTUNE<7>) and MFIOSEL bit (OSCCON2<0>) also decide which INTOSC provides the lower frequency (500 kHz to 31 KHz). For the HF-INTOSC to provide these frequencies, INTSRC = 1 and MFIOSEL = 0.

In HF-INTOSC, the postscaler (IRCF<2:0>) provides the frequency range of 31 kHz to 16 MHz. If HF-INTOSC is used with the PLL, the input frequency to the PLL should be 4 MHz to 16 MHz (IRCF<2:0> = 111, 110 or 101).

For MF-INTOSC mode to provide a frequency range of 500 kHz to 31 kHz, INTSRC = 1 and MFIOSEL = 1. The postscaler (IRCF<2:0>), in this mode, provides the frequency range of 31 kHz to 500 kHz.

The LF-INTOSC can provide only 31 kHz if INTSRC = 0.

The LF-INTOSC provides 31 kHz and is enabled if it is selected as the device clock source. The mode is enabled automatically when any of the following are enabled:

- Power-up Timer (PWRT)
- Fail-Safe Clock Monitor (FSCM)
- Watchdog Timer (WDT)
- Two-Speed Start-up

These features are discussed in greater detail in **Section 28.0 "Special Features of the CPU"**.

The clock source frequency (HF-INTOSC, MF-INTOSC or LF-INTOSC direct) is selected by configuring the IRCFx bits of the OSCCON register, as well the INTSRC and MFIOSEL bits. The default frequency on device Resets is 8 MHz.

3.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct oscillator configurations, which are determined by the FOSCx Configuration bits, are available:

- In INTIO1 mode, the OSC2 pin (RA6) outputs Fosc/4, while OSC1 functions as RA7 (see Figure 3-8) for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6 (see Figure 3-9). Both are available as digital input and output ports.

FIGURE 3-8: INTIO1 OSCILLATOR MODE







3.6.2 INTPLL MODES

The 4x Phase Lock Loop (PLL) can be used with the HF-INTOSC to produce faster device clock speeds than are normally possible with the internal oscillator sources. When enabled, the PLL produces a clock speed of 16 MHz or 64 MHz.

PLL operation is controlled through software. The control bits, PLLEN (OSCTUNE<6>) and PLLCFG (CONFIG1H<4>), are used to enable or disable its operation. The PLL is available only to HF-INTOSC. The other oscillator is set with HS and EC modes. Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 16 MHz (OSCCON<6:4> = 111, 110 or 101).

Like the INTIO modes, there are two distinct INTPLL modes available:

- In INTPLL1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output. Externally, this is identical in appearance to INTIO1 (see Figure 3-8).
- In INTPLL2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output. Externally, this is identical to INTIO2 (see Figure 3-9).

5.6.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (Parameter 33). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset or on exit from most power-managed modes.

5.6.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

5.6.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 5-3, Figure 5-4, Figure 5-5, Figure 5-6 and Figure 5-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 5-3 through 5-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 5-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

Oscillator	Power-up an	Exit from	
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc
EC, ECIO	66 ms ⁽¹⁾	_	—
RC, RCIO	66 ms ⁽¹⁾	_	—
INTIO1, INTIO2	66 ms ⁽¹⁾	_	—

TABLE 5-2:TIME-OUT IN VARIOUS SITUATIONS

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.

FIGURE 5-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)



5.7 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on a Power-on Reset and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{CM} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 5-3. These bits are used in software to determine the nature of the Reset.

Table 5-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 5-3:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program	RCON Register							STKPTR Register	
Condition	Counter ⁽¹⁾	SBOREN	СМ	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	1	0	0	0	0
RESET Instruction	0000h	u (2)	u	0	u	u	u	u	u	u
Brown-out Reset	0000h	u (2)	1	1	1	1	u	0	u	u
MCLR Reset during Power-Managed Run modes	0000h	ս (2)	u	u	1	u	u	u	u	u
MCLR Reset during Power-Managed Idle modes and Sleep mode	0000h	_ປ (2)	u	u	1	0	u	u	u	u
WDT Time-out during Full Power or Power-Managed Run modes	0000h	u (2)	u	u	0	u	u	u	u	u
MCLR Reset during Full-Power execution	0000h	u (2)	u	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u (2)	u	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u (2)	u	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u (2)	u	u	u	u	u	u	u	1
WDT Time-out during Power-Managed Idle or Sleep modes	PC + 2	u (2)	u	u	0	0	u	u	u	u
Interrupt Exit from Power-Managed modes	PC + 2	u (2)	u	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN<1:0>, Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is '0'.

Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
FFFh	TOSU	— — Top-of-Stack Upper Byte (TOS<20:16>)								
FFEh	TOSH	Top-of-Stack High Byte (TOS<15:8>)								
FFDh	TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						88
FFCh	STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	88
FFBh	PCLATU	_	—	Bit 21	Holding Regi	ster for PC<20):16>	•	•	88
FFAh	PCLATH	Holding Regi	ster for PC<15	:8>	•					88
FF9h	PCL	PC Low Byte	(PC<7:0>)							88
FF8h	TBLPTRU	_	_	Bit 21	Program Mer	nory Table Poi	inter Upper By	/te (TBLPTR<	20:16>)	88
FF7h	TBLPTRH	Program Mer	nory Table Poi	nter High Byte	(TBLPTR<15	:8>)				88
FF6h	TBLPTRL	Program Mer	nory Table Poi	nter Low Byte	(TBLPTR<7:0	>)				88
FF5h	TABLAT	Program Mer	nory Table Lat	ch						88
FF4h	PRODH	Product Regi	ster High Byte							88
FF3h	PRODL	Product Regi	ster Low Byte							88
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	88
FF1h	INTCON2	RBPU	INTEDGO	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	88
FF0h	INTCON3	INT2IP	INT1IP	INT3IF	INT2IF	INT1IF	INT3IF	INT2IF	INT1IF	88
FEFh	INDF0	Uses content	s of FSR0 to a	address data m	nemory – value	e of FSR0 not of	changed (not a	a physical regi	ister)	88
FEEh	POSTINC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	of FSR0 post	-incremented	(not a physica	l register)	88
FEDh	POSTDEC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 post	-decremented	(not a physic	al register)	88
FECh	PRFINC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	of FSR0 pre-	incremented (not a physical	register)	88
FFBh	PLUSWO	Uses content	s of ESR0 to a	ddress data m	emory – value	of ESR0 pre-	incremented (not a physical	register) –	88
	1 200110	value of FSR	0 offset by W		ieniory value		incremented (not a physical	registery	00
FEAh	FSR0H	—	—		_	Indirect Data	Memory Addr	ess Pointer 0	High Byte	88
FE9h	FSR0L	Indirect Data	Memory Addr	ess Pointer 0 L	_ow Byte					88
FE8h	WREG	Working Reg	ister							88
FE7h	INDF1	Uses content	s of FSR1 to a	iddress data m	nemory – value	e of FSR1 not o	changed (not a	a physical regi	ister)	88
FE6h	POSTINC1	Uses content	s of FSR1 to a	address data m	nemory – value	e of FSR1 post	-incremented	(not a physica	l register)	88
FE5h	POSTDEC1	Uses content	s of FSR1 to a	address data m	nemory – value	e of FSR1 post	-decremented	(not a physic	al register)	88
FE4h	PREINC1	Uses content	s of FSR1 to a	address data m	nemory – value	of FSR1 pre-	incremented (not a physical	register)	88
FE3h	PLUSW1	Uses content value of FSR	s of FSR1 to a 1 offset by W	address data m	nemory – value	of FSR1 pre-	incremented (not a physical	register) –	88
FE2h	FSR1H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 1	High Byte	88
FE1h	FSR1L	Indirect Data	Memory Addr	ess Pointer 1 L	ow Byte	•				88
FE0h	BSR	_	_	_	_	Bank Select I	Register			88
FDFh	INDF2	Uses content	s of FSR2 to a	iddress data m	nemory – value	of FSR2 not	changed (not a	a physical regi	ister)	88
FDEh	POSTINC2	Uses content	s of FSR2 to a	ddress data m	nemory – value	of FSR2 post	-incremented	(not a physica	l register)	89
FDDh	POSTDEC2	Uses content	s of FSR2 to a	ddress data m	nemory – value	of FSR2 post	-decremented	(not a physic	al register)	89
FDCh	PREINC2	Uses content	s of FSR2 to a	ddress data m	nemory – value	of FSR2 pre-	incremented (not a physical	register)	89
FDBh	PLUSW2	Uses content value of FSR	s of FSR2 to a 2 offset by W	address data m	nemory – value	of FSR2 pre-	incremented (not a physical	register) –	89
FDAh	FSR2H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 2	High Byte	89
FD9h	FSR2L	Indirect Data	Memory Addr	ess Pointer 2 L	ow Byte		-			89
FD8h	STATUS	_	_	_	N	OV	Z	DC	С	89
FD7h	TMR0H	Timer0 Regis	ter High Byte							89
FD6h	TMR0L	Timer0 Reais	ter Low Byte							89
FD5h	TOCON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	89
FD4h	Unimplemented									_
FD3h	OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	HFIOFS	SCS1	SCS0	89
FD2h	OSCCON2	_	SOSCRUN	_	SOSCDRV	SOSCGO	_	MFIOFS	MFIOSEL	89
FD1h	WDTCON	REGSLP	—	ULPLVL	SRETEN	—	ULPEN	ULPSINK	SWDTEN	89
FD0h	RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	89
L										

TABLE 6-2:	PIC18F66K80 FAMILY REGISTER FILE SUMMARY

10.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Enable registers (PIE1 through PIE6). When IPEN (RCON<7>) = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 10-9: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit
	1 = Enables the PSP read/write interrupt
	0 = Disables the PSP read/write interrupt
bit 6	ADIE: A/D Converter Interrupt Enable bit
	1 = Enables the A/D interrupt
	0 = Disables the A/D interrupt
bit 5	RC1IE: EUSARTx Receive Interrupt Enable bit
	1 = Enables the EUSARTx receive interrupt
	0 = Disables the EUSARTx receive interrupt
bit 4	TX1IE: EUSARTx Transmit Interrupt Enable bit
	1 = Enables the EUSARTx transmit interrupt
	0 = Disables the EUSARTx transmit interrupt
bit 3	SSPIE: Master Synchronous Serial Port Interrupt Enable bit
	1 = Enables the MSSP interrupt
	0 = Disables the MSSP interrupt
bit 2	TMR1GIE: TMR1 Gate Interrupt Enable bit
	1 = Enables the gate
	0 = Disabled the gate
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the TMR2 to PR2 match interrupt
	0 = Disables the TMR2 to PR2 match interrupt
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit
	1 = Enables the TMR1 overflow interrupt
	0 = Disables the TMR1 overflow interrupt

REGISTER 10-11: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

				5444.0	5444.0	544/ 0				
U-0	U-0	K-0	K-0	R/W-0	R/W-0	R/W-0	U-0			
_	—	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	—			
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 7-6	Unimplement	ted: Read as 'o)'							
bit 5	RC2IE: EUSA	RTx Receive I	nterrupt Enable	e bit						
	1 = Enabled									
	0 = Disabled									
bit 4	TX2IE: EUSA	RTx Transmit I	nterrupt Enable	e bit						
	1 = Enabled									
	0 = Disabled									
bit 3	CTMUIE: CTM	MU Interrupt En	able bit							
	1 = Enabled									
	0 = Disabled									
bit 2	CCP2IE: CCP	2 Interrupt Ena	able bit							
	1 = Enabled									
bit 1	CCP1IE: ECC	P1 Interrupt Ei	hable bit							
	1 = Enabled									
hit 0		tad. Dood on it	. 3							
DILU	Unimplement	teo: Read as ()							



16.5.5 TIMER3 GATE VALUE STATUS

When Timer3 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T3GVAL bit (T3GCON<2>). The T3GVAL bit is valid even when the Timer3 gate is not enabled (TMR3GE bit is cleared).

16.5.6 TIMER3 GATE EVENT INTERRUPT

When the Timer3 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T3GVAL occurs, the TMR3GIF flag bit in the PIR2 register will be set. If the TMR3GIE bit in the PIE2 register is set, then an interrupt will be recognized.

The TMR3GIF flag bit operates even when the Timer3 gate is not enabled (TMR3GE bit is cleared).



FIGURE 19-2: COMPARE MODE OPERATION BLOCK DIAGRAM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF		
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR		
PIR3			RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF			
PIE3	_	_	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE			
IPR3	—	—	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	_		
PIR4	TMR4IF	EEIF	CMP2IF	CMP1IF	—	CCP5IF	CCP4IF	CCP3IF		
PIE4	TMR4IE	EEIE	CMP2IE	CMP1IE	—	CCP5IE	CCP4IE	CCP3IE		
IPR4	TMR4IP	EEIP	CMP2IP	CMP1IP	_	CCP5IP	CCP4IP	CCP3IP		
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0		
TMR1L	Timer1 Register Low Byte									
TMR1H	Timer1 Register High Byte									
TMR3L	Timer3 Register Low Byte									
TMR3H	Timer3 Reg	ister High By	te							
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N		
T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON		
CCPR2L	Capture/Co	mpare/PWM	Register 2 L	ow Byte						
CCPR2H	Capture/Co	mpare/PWM	Register 2 H	ligh Byte						
CCPR3L	Capture/Co	mpare/PWM	Register 3 L	ow Byte						
CCPR3H	Capture/Co	mpare/PWM	Register 3 H	ligh Byte						
CCPR4L	Capture/Co	mpare/PWM	Register 4 L	ow Byte						
CCPR4H	Capture/Co	mpare/PWM	Register 4 H	ligh Byte						
CCPR5L	Capture/Co	mpare/PWM	Register 5 L	ow Byte						
CCPR5H	Capture/Co	mpare/PWM	Register 5 H	ligh Byte						
CCP2CON	—		DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0		
CCP3CON	—	_	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0		
CCP4CON	—	—	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0		
CCP5CON	_	—	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0		
CCPTMRS	_	_	_	C5TSEL	C4TSEL	C3TSEL	C2TSEL	C1TSEL		
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD		

TABLE 19-3:	REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1/3
-------------	---

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare or Timer1/3.

22.4.2 EUSARTx SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>) or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

FIGURE 22-13

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.

- 3. Ensure bits, CREN and SREN, are clear.
- 4. If interrupts are desired, set enable bit, RCxIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

RC7/CANRX/ RX1/DT1/CCP4	<u>:</u> ×	bit 0	bit 1	bit 2	bit :		bit 4	bit 5	bit 6	bit 7	1 1
RC6/CANTX/TX1/ CK1/CCP3 (TXCKP = 0)	;r	<u>.</u>			;			: 	; :	; ;	1 1 1
RC6/CANTX/TX1/ CK1/CCP3 (TXCKP = 0)	: : L									;	, , ,
Write to bit, SREN		1 1 1			, 1				1 1 1	1 1 1	, , ,
SREN bit	<u> </u>								<u> </u>	<u>.</u>	;
CREN bit '0'								1			; '(
RC1IF bit (Interrupt)	1 1	1 1 1	1	, ,	1 1	1 1 1			1 1 1	<u>.</u>	
Read RCREG1	1 1 1	1 1 1	1 1	1 1 1	1 1 1	1 1 1		1 1 1	1 1 1	1 1 1	

SYNCHRONOUS RECEPTION (MASTER MODE SREN)

22.5 EUSARTx Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

22.5.1 EUSARTx SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set.

e) If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- 8. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP	
PIR3	_	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF		
PIE3	—	-	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE		
IPR3	—	—	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	
TXREG1	EUSART1 Transmit Register								
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	
SPBRGH1	EUSART1 B	Baud Rate Ger	nerator Regi	ster High Byt	e				
SPBRG1	EUSART1 B	Baud Rate Ger	nerator Regi	ster Low Byte	9				
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	
TXREG2	EUSART2 T	ransmit Regis	ster						
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	
SPBRGH2	EUSART2 B	Baud Rate Ger	nerator Regi	ster High Byt	e				
SPBRG2	EUSART2 B	Baud Rate Ger	nerator Regi	ster Low Byte	Э				
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD	
ODCON	SSPOD	CCP50D	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D	

TABLE 22-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
Mode 0	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP ⁽¹⁾	TXB0IP(1)	RXB1IP	RXB0IP		
Mode 1.2	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
mode 1,2	IRXIP	WAKIP	ERRIP	TXBnIP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXBnIP	FIFOWMIP		
	bit 7							bit 0		
l egend:										
R = Readal	ble bit		W = Writabl	e bit	U = Unimple	emented bit, r	ead as '0'			
-n = Value a	at POR		'1' = Bit is s	et	(0) = Bit is cleared $x = Bit is unknown$					
bit 7	bit 7 IRXIP: CAN Bus Error Message Received Interrupt Priority bit 1 = High priority 0 = Low priority									
bit 6	WAKIP: CA 1 = High pric 0 = Low pric	N Bus Activity ority ority	y Wake-up In	terrupt Prior	ity bit					
bit 5	ERRIP: CAN Module Error Interrupt Priority bit 1 = High priority 0 = Low priority									
bit 4	When CAN is in Mode 0: TXB2IP: CAN Transmit Buffer 2 Interrupt Priority bit 1 = High priority 0 = Low priority When CAN is in Mode 1 or 2: TXBnIP: CAN Transmit Buffer Interrupt Priority bit									
bit 3	1 = High prid 0 = Low prid TXB1IP: CA	ority ority N Transmit F	Suffer 1 Intern	unt Priority k	_{bit} (1)					
bit o	1 = High pric	ority prity								
bit 2	TXB0IP: CA	N Transmit E	Buffer 0 Interr	upt Priority b	_{Dit} (1)					
	1 = High prid 0 = Low prid	ority ority								
bit 1	When CAN is in Mode 0: RXB1IP: CAN Receive Buffer 1 Interrupt Priority bit 1 = High priority 0 = Low priority When CAN is in Mode 1 or 2: RXBnIP: CAN Receive Buffer Interrupts Priority bit 1 = High priority									
bit 0	When CAN i RXB0IP: CA 1 = High pric 0 = Low pric When CAN i Unimpleme When CAN i FIFOWMIP: 1 = High pric 0 = Low pric	is in Mode 0: N Receive B prity is in Mode 1: nted: Read a is in Mode 2: FIFO Waterr prity prity	uffer 0 Interro as '0' nark Interrup	upt Priority b t Priority bit	it					

REGISTER 27-58: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5

Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

27.3 CAN Modes of Operation

The PIC18F66K80 family has six main modes of operation:

- Configuration mode
- · Disable/Sleep mode
- Normal Operation mode
- · Listen Only mode
- · Loopback mode
- Error Recognition mode

All modes, except Error Recognition, are requested by setting the REQOP bits (CANCON<7:5>). Error Recognition mode is requested through the RXM bits of the Receive Buffer register(s). Entry into a mode is Acknowledged by monitoring the OPMODE bits.

When changing modes, the mode will not actually change until all pending message transmissions are complete. Because of this, the user must verify that the device has actually changed into the requested mode before further operations are executed.

27.3.1 CONFIGURATION MODE

The CAN module has to be initialized before the activation. This is only possible if the module is in the Configuration mode. The Configuration mode is requested by setting the REQOP2 bit. Only when the status bit, OPMODE2, has a high level can the initialization be performed. Afterwards, the Configuration registers, the acceptance mask registers and the acceptance filter registers can be written. The module is activated by setting the REQOP control bits to zero.

The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is online. The CAN module will not be allowed to enter the Configuration mode while a transmission or reception is taking place. The Configuration mode serves as a lock to protect the following registers:

- Configuration Registers
- Functional Mode Selection Registers
- Bit Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers
- · Filter and Mask Control Registers
- Mask Selection Registers

In the Configuration mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. I/O pins will revert to normal I/O functions.

27.3.2 DISABLE/SLEEP MODE

In Disable/Sleep mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity; however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits are set to '001', the module will enter the module Disable/Sleep mode. This mode is similar to disabling other peripheral modules by turning off the module enables. This causes the module internal clock to stop unless the module is active (i.e., receiving or transmitting a message). If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module Disable/Sleep command. OPMODE<2:0> = 001 indicates whether the module successfully went into the module Disable/Sleep mode.

The WAKIF interrupt is the only module interrupt that is still active in the Disable/Sleep mode. If the WAKDIS is cleared and WAKIE is set, the processor will receive an interrupt whenever the module detects recessive to dominant transition. On wake-up, the module will automatically be set to the previous mode of operation. For example, if the module was switched from Normal to Disable/Sleep mode on bus activity wake-up, the module will automatically enter into Normal mode and the first message that caused the module to wake-up is lost. The module will not generate any error frame. Firmware logic must detect this condition and make sure that retransmission is requested. If the processor receives a wake-up interrupt while it is sleeping, more than one message may get lost. The actual number of messages lost would depend on the processor oscillator start-up time and incoming message bit rate.

The TXCAN pin will stay in the recessive state while the module is in Disable/Sleep mode.

27.3.3 NORMAL MODE

This is the standard operating mode of the PIC18F66K80 family devices. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the PIC18F66K80 family devices will transmit messages over the CAN bus.

In Mode 1 and 2, there are an additional 10 acceptance filters, RXF6-RXF15, creating a total of 16 available filters. RXF15 can be used either as an acceptance filter or acceptance mask register. Each of these acceptance filters can be individually enabled or disabled by setting or clearing the RXFENn bit in the RXFCONn register. Any of these 16 acceptance filters can be dynamically associated with any of the receive buffers. Actual association is made by setting the appropriate bits in the RXFBCONn register. Each RXFBCONn register contains a nibble for each filter. This nibble can be used to associate a specific filter to any of available receive buffers. User firmware may associate more than one filter to any one specific receive buffer.

In addition to dynamic filter to buffer association, in Mode 1 and 2, each filter can also be dynamically associated to available Acceptance Mask registers. The FILn_m bits in the MSELn register can be used to link a specific acceptance filter to an acceptance mask register. As with filter to buffer association, one can also associate more than one mask to a specific acceptance filter.

When a filter matches and a message is loaded into the receive buffer, the filter number that enabled the message reception is loaded into the FILHIT bit(s). In Mode 0 for RXB1, the RXB1CON register contains the FILHIT<2:0> bits. They are coded as follows:

- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

Note: '000' and '001' can only occur if the RXB0DBEN bit is set in the RXB0CON register, allowing RXB0 messages to rollover into RXB1. The coding of the RXB0DBEN bit enables these three bits to be used similarly to the FILHIT bits and to distinguish a hit on filter, RXF0 and RXF1, in either RXB0 or after a rollover into RXB1.

- 111 = Acceptance Filter 1 (RXF1)
- 110 = Acceptance Filter 0 (RXF0)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

If the RXB0DBEN bit is clear, there are six codes corresponding to the six filters. If the RXB0DBEN bit is set, there are six codes corresponding to the six filters, plus two additional codes corresponding to RXF0 and RXF1 filters, that rollover into RXB1.

In Mode 1 and 2, each buffer control register contains 5 bits of filter hit bits (FILHIT<4:0>). A binary value of '0' indicates a hit from RXF0 and 15 indicates RXF15.

If more than one acceptance filter matches, the FILHIT bits will encode the binary value of the lowest numbered filter that matched. In other words, if filter RXF2 and filter RXF4 match, FILHIT will be loaded with the value for RXF2. This essentially prioritizes the acceptance filters with a lower number filter having higher priority. Messages are compared to filters in ascending order of filter number.

The mask and filter registers can only be modified when the PIC18F66K80 family devices are in Configuration mode.

FIGURE 27-3: MESSAGE ACCEPTANCE MASK AND FILTER OPERATION



© 2010-2012 Microchip Technology Inc.

27.10 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Sync_Seg). The circuit will then adjust the values of Phase Segment 1 and Phase Segment 2 as necessary. There are two mechanisms used for synchronization.

27.10.1 HARD SYNCHRONIZATION

Hard synchronization is only done when there is a recessive to dominant edge during a bus Idle condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with Sync_Seg. Hard synchronization forces the edge, which has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs, there will not be a resynchronization within that bit time.

27.10.2 RESYNCHRONIZATION

As a result of resynchronization, Phase Segment 1 may be lengthened or Phase Segment 2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper bound given by the Synchronization Jump Width (SJW). The value of the SJW will be added to Phase Segment 1 (see Figure 27-6) or subtracted from Phase Segment 2 (see Figure 27-7). The SJW is programmable between 1 Tq and 4 Tq.

Clocking information will only be derived from recessive to dominant transitions. The property, that only a fixed maximum number of successive bits have the same value, ensures resynchronization to the bit stream during a frame. The phase error of an edge is given by the position of the edge relative to Sync_Seg, measured in Tq. The phase error is defined in magnitude of Tq as follows:

- e = 0 if the edge lies within Sync_Seg.
- e > 0 if the edge lies before the sample point.
- e < 0 if the edge lies after the sample point of the previous bit.

If the magnitude of the phase error is less than, or equal to, the programmed value of the Synchronization Jump Width, the effect of a resynchronization is the same as that of a hard synchronization.

If the magnitude of the phase error is larger than the Synchronization Jump Width and if the phase error is positive, then Phase Segment 1 is lengthened by an amount equal to the Synchronization Jump Width.

If the magnitude of the phase error is larger than the resynchronization jump width and if the phase error is negative, then Phase Segment 2 is shortened by an amount equal to the Synchronization Jump Width.

27.10.3 SYNCHRONIZATION RULES

- Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- All other recessive to dominant edges fulfilling rules 1 and 2 will be used for resynchronization, with the exception that a node transmitting a dominant bit will not perform a resynchronization as a result of a recessive to dominant edge with a positive phase error.



FIGURE 27-6: LENGTHENING A BIT PERIOD (ADDING SJW TO PHASE SEGMENT 1)

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	e .100 BSC				
Top to Seating Plane	Α	-	-	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	Е	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	-	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B