



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf66k80-i-mr

PIC18F66K80 FAMILY

Pin Diagrams

28-Pin QFN⁽¹⁾



Note 1: For the QFN package, it is recommended that the bottom pad be connected to Vss.

2.0 GUIDELINES FOR GETTING STARTED WITH PIC18FXXKXX MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC18F66K80 family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and VSS pins (see **Section 2.2 “Power Supply Pins”**)
- All AVDD and AVSS pins, regardless of whether or not the analog device features are used (see **Section 2.2 “Power Supply Pins”**)
- MCLR pin (see **Section 2.3 “Master Clear (MCLR) Pin”**)
- ENVREG (if implemented) and VCAP/VDDCORE pins (see **Section 2.4 “Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)”**)

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see **Section 2.5 “ICSP Pins”**)
- OSCI and OSCO pins when an external oscillator source is used (see **Section 2.6 “External Oscillator Pins”**)


Additionally, the following pins may be required:

- VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVSS pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 3.0 “Oscillator Configurations”** for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).


For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, “Crystal Oscillator Basics and Crystal Selection for rPIC™ and PICmicro® Devices”
- AN849, “Basic PICmicro® Oscillator Design”
- AN943, “Practical PICmicro® Oscillator Analysis and Design”
- AN949, “Making Your Oscillator Work”

2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 kΩ to 10 kΩ resistor to Vss on unused pins and drive the output to logic low.

FIGURE 2-5: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



PIC18F66K80 FAMILY

4.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode provides controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a *SLEEP* instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute *SLEEP*. To maintain software compatibility with future devices, it is recommended that SCS0 also be cleared, though its value is ignored. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF_x bits before executing the *SLEEP* instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF_x bits are set to any non-zero value, or the INTSRC/MFIOSEL bit is set, the INTOSC output is enabled. The HFIOFS/MFIOFS bits become set, after the INTOSC output becomes stable, after an interval of TIOBST (Parameter 38, Table 31-11). For information on the HFIOFS/MFIOFS bits, see Table 4-3.

Clocks to the peripherals continue while the INTOSC source stabilizes. The HFIOFS/MFIOFS bits will remain set if the IRCF_x bits were previously at a non-zero value or if INTSRC was set before the *SLEEP* instruction was executed and the INTOSC source was already stable. If the IRCF_x bits and INTSRC are all clear, the INTOSC output will not be enabled, the HFIOFS/MFIOFS bits will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of T_{CSD} (Parameter 38, Table 31-11) following the wake event, the CPU begins executing code clocked by the INTOSC multiplexer. The IDLEN and SCS_x bits are not affected by the wake-up. The INTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

4.5 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what this mode does not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals.

PIC18F66K80 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- Peripheral Enable bit, generically named XXXEN – Located in the respective module's main control register
- Peripheral Module Disable (PMD) bit, generically named, XXXMD – Located in one of the PMD_x Control registers (PMD0, PMD1 or PMD2)

Disabling a module by clearing its XXXEN bit disables the module's functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as the second approach.

Most peripheral modules have an enable bit.

In contrast, setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral are also disabled, so writes to those registers have no effect and read values are invalid. Many peripheral modules have a corresponding PMD bit.

There are three PMD registers in PIC18F66K80 family devices: PMD0, PMD1 and PMD2. These registers have bits associated with each module for disabling or enabling a particular peripheral.

10.0 INTERRUPTS

Members of the PIC18F66K80 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress.

The registers for controlling interrupt operation are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3, PIR4 and PIR5
- PIE1, PIE2, PIE3, PIE4 and PIE5
- IPR1, IPR2, IPR3, IPR4 and IPR5

It is recommended that the Microchip header files supplied with MPLAB® IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- **Flag bit** – Indicating that an interrupt event occurred
- **Enable bit** – Enabling program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** – Specifying high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits that enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate Global Interrupt Enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC® mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit that enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit that enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a low-priority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine (ISR), the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The “return from interrupt” instruction, `RETFIE`, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) that re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

Note:	Do not use the <code>MOVFF</code> instruction to modify any of the Interrupt Control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.
--------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PIC18F66K80 FAMILY

TABLE 11-3: PORTB FUNCTIONS (CONTINUED)

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RB4/AN9/C2INA/ ECCP1/P1A/CTPLS/ KBI0	RB4	0	O	DIG	LATB<4> data output.
		1	I	ST	PORTB<4> data input; weak pull-up when RBPU bit is cleared.
	AN9	1	I	ANA	A/D Input Channel 9 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.
	C2INA ⁽¹⁾	2	I	ANA	Comparator 2 Input A.
	ECCP1 ⁽¹⁾	0	O	DIG	ECCP1 compare output and ECCP1 PWM output. Takes priority over port data.
		1	I	ST	ECCP1 capture input.
	P1A ⁽¹⁾	0	O	DIG	ECCP1 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.
	CTPLS	x	O	DIG	CTMU pulse generator output.
RB5/T0CKI/T3CKI/ CCP5/KBI1	RB5	0	O	DIG	LATB<5> data output.
		1	I	ST	PORTB<5> data input; weak pull-up when RBPU bit is cleared.
	T0CKI ⁽³⁾	x	I	ST	Timer0 clock input.
	T3CKI ⁽⁴⁾	x	I	ST	Timer3 clock input.
	CCP5	0	O	DIG	CCP5 compare/PWM output. Takes priority over port data.
		1	I	ST	CCP5 capture input.
	KBI1	1	I	ST	Interrupt-on-pin change.
RB6/PGC/TX2/CK2/ KBI2	RB6	0	O	DIG	LATB<6> data output.
		1	I	ST	PORTB<6> data input; weak pull-up when RBPU bit is cleared.
	PGC	x	I	ST	Serial execution (ICSP™) clock input for ICSP and ICD operation.
	TX2 ⁽¹⁾	0	O	DIG	Asynchronous serial data output (EUSARTx module); takes priority over port data.
	CK2 ⁽¹⁾	0	O	DIG	Synchronous serial clock output (EUSARTx module); user must configure as an input.
		1	I	ST	Synchronous serial clock input (EUSARTx module); user must configure as an input.
	KBI2	1	I	ST	Interrupt-on-pin change.
RB7/PGD/T3G/RX2/ DT2/KBI3	RB7	0	O	DIG	LATB<7> data output.
		1	I	ST	PORTB<7> data input; weak pull-up when RBPU bit is cleared.
	PGD	x	O	DIG	Serial execution data output for ICSP and ICD operation.
		x	I	ST	Serial execution data input for ICSP and ICD operation.
	T3G	x	I	ST	Timer3 external clock gate input.
	RX2 ⁽¹⁾	1	I	ST	Asynchronous serial receive data input (EUSARTx module).
	DT2 ⁽¹⁾	1	O	DIG	Synchronous serial data output (AUSART module); takes priority over port data.
		1	I	ST	Synchronous serial data input (AUSART module); user must configure as an input.
	KBI3	1	I	ST	Interrupt-on-pin change.

Legend: O = Output; I = Input; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input;
x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

- Note 1:** This pin assignment is only available for 28-pin devices (PIC18F2XK80).
2: This is the default pin assignment for CANRX and CANTX when the CANMX Configuration bit is set.
3: This is the default pin assignment for T0CKI when the T0CKMX Configuration bit is set.
4: This is the default pin assignment for T3CKI for 28, 40 and 44-pin devices. This is the alternate pin assignment for T3CKI for 64-pin devices when T3CKMX is cleared.

14.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or SOSC oscillator internal options
- Interrupt-on-overflow
- Reset on ECCP Special Event Trigger
- Timer with gated control

Figure 14-1 displays a simplified block diagram of the Timer1 module.

The module derives its clocking source from either the secondary oscillator or from an external digital source. If using the secondary oscillator, there are the additional options for low-power, high-power and external digital clock source.

Timer1 is controlled through the T1CON Control register (Register 14-1). It also contains the Timer1 Oscillator Enable bit (SOSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The Fosc clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.

REGISTER 14-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	$\overline{T1SYNC}$	RD16	TMR1ON
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

- bit 7-6 **TMR1CS<1:0>**: Timer1 Clock Source Select bits
 10 = Timer1 clock source is either from pin or oscillator, depending on the SOSCEN bit:
SOSCEN = 0:
 External clock is from the T1CKI pin (on the rising edge).
SOSCEN = 1:
 Depending on the SOSCSELx Configuration bit, the clock source is either a crystal oscillator on SOSC1/SOSCO or an internal digital clock from the SCLKI pin.
 01 = Timer1 clock source is the system clock (Fosc)⁽¹⁾
 00 = Timer1 clock source is the instruction clock (Fosc/4)
- bit 5-4 **T1CKPS<1:0>**: Timer1 Input Clock Prescale Select bits
 11 = 1:8 Prescale value
 10 = 1:4 Prescale value
 01 = 1:2 Prescale value
 00 = 1:1 Prescale value
- bit 3 **SOSCEN**: SOSC Oscillator Enable bit
 1 = SOSC is enabled and available for Timer1
 0 = SOSC is disabled for Timer1
 The oscillator inverter and feedback resistor are turned off to eliminate power drain.
- bit 2 **T1SYNC**: Timer1 External Clock Input Synchronization Select bit
TMR1CS<1:0> = 10:
 1 = Do not synchronize external clock input
 0 = Synchronizes external clock input
TMR1CS<1:0> = 0x:
 This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1x.

Note 1: The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

PIC18F66K80 FAMILY

REGISTER 20-1: CCP1CON: ENHANCED CAPTURE/COMPARE/PWM1 CONTROL

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-6 **P1M<1:0>**: Enhanced PWM Output Configuration bits

If CCP1M<3:2> = 00, 01, 10:

xx = P1A assigned as capture/compare input/output; P1B, P1C and P1D assigned as port pins

If CCP1M<3:2> = 11:

00 = Single output: P1A, P1B, P1C and P1D are controlled by steering (see **Section 20.4.7 "Pulse Steering Mode"**)

01 = Full-bridge output forward: P1D is modulated; P1A is active; P1B, P1C is inactive

10 = Half-bridge output: P1A, P1B are modulated with dead-band control; P1C and P1D are assigned as port pins

11 = Full-bridge output reverse: P1B is modulated; P1C is active; P1A and P1D are inactive

bit 5-4 **DC1B<1:0>**: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSBs of the 10-bit PWM duty cycle. The eight MSBs of the duty cycle are found in CCPR1L.

bit 3-0 **CCP1M<3:0>**: ECCP1 Mode Select bits

0000 = Capture/Compare/PWM off (resets ECCP1 module)

0001 = Reserved

0010 = Compare mode: Toggle output on match

0011 = Capture mode

0100 = Capture mode: Every falling edge

0101 = Capture mode: Every rising edge

0110 = Capture mode: Every fourth rising edge

0111 = Capture mode: Every 16th rising edge

1000 = Compare mode: Initialize ECCP1 pin low, set output on compare match (set CCP1IF)

1001 = Compare mode: Initialize ECCP1 pin high, clear output on compare match (set CCP1IF)

1010 = Compare mode: Generate software interrupt only, ECCP1 pin reverts to I/O state

1011 = Compare mode: Trigger special event (ECCP1 resets TMR1 or TMR3, starts A/D conversion, sets CCP1IF bit)

1100 = PWM mode: P1A and P1C are active-high; P1B and P1D are active-high

1101 = PWM mode: P1A and P1C are active-high; P1B and P1D are active-low

1110 = PWM mode: P1A and P1C are active-low; P1B and P1D are active-high

1111 = PWM mode: P1A and P1C are active-low; P1B and P1D are active-low

PIC18F66K80 FAMILY

FIGURE 21-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)




FIGURE 21-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)





FIGURE 21-13: I²C™ SLAVE MODE TIMING (TRANSMISSION, 10-BIT ADDRESS)



25.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 32-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 25-1. The resistor ladder is segmented to provide a range of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

25.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 25-1). The comparator voltage reference provides a range of output voltage with 32 levels.

The CVR<4:0> selection bits (CVRCON<4:0>) offer a range of output voltages. Equation 25-1 shows the how the comparator voltage reference is computed.

EQUATION 25-1:

If CVRSS = 1:

$$CVREF = \left(V_{REF-} + \frac{CVR<4:0>}{32} \right) \cdot (V_{REF+} - V_{REF-})$$

If CVRSS = 0:

$$CVREF = \left(AV_{SS} + \frac{CVR<4:0>}{32} \right) \cdot (AV_{DD} - AV_{SS})$$

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA3 and RA2. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 31-2 in **Section 31.0 "Electrical Characteristics"**).

REGISTER 25-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7 **CVREN:** Comparator Voltage Reference Enable bit

1 = CVREF circuit powered on

0 = CVREF circuit powered down

bit 6 **CVROE:** Comparator VREF Output Enable bit

1 = CVREF voltage level is output on CVREF pin

0 = CVREF voltage level is disconnected from CVREF pin

bit 5 **CVRSS:** Comparator VREF Source Selection bit

1 = Comparator reference source, CVRSRC = VREF+ – VREF-

0 = Comparator reference source, CVRSRC = AVDD – AVSS

bit 4-0 **CVR<4:0>:** Comparator VREF Value Selection $0 \leq CVR<4:0> \leq 31$ bits

When CVRSS = 1:

$$CVREF = (V_{REF-}) + (CVR<4:0>/32) \cdot (V_{REF+} - V_{REF-})$$

When CVRSS = 0:

$$CVREF = (AV_{SS}) + (CVR<4:0>/32) \cdot (AV_{DD} - AV_{SS})$$

PIC18F66K80 FAMILY

27.2.3.2 Message Acceptance Filters and Masks

This section describes the message acceptance filters and masks for the CAN receive buffers.

REGISTER 27-37: RXFnSIDH: RECEIVE ACCEPTANCE FILTER 'n' STANDARD IDENTIFIER FILTER REGISTERS, HIGH BYTE [$0 \leq n \leq 15$]⁽¹⁾

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-0 **SID<10:3>**: Standard Identifier Filter bits (if EXIDEN = 0)
Extended Identifier Filter bits, EID<28:21> (if EXIDEN = 1).

Note 1: Registers, RXF6SIDH:RXF15SIDH, are available in Mode 1 and 2 only.

REGISTER 27-38: RXFnSIDL: RECEIVE ACCEPTANCE FILTER 'n' STANDARD IDENTIFIER FILTER REGISTERS, LOW BYTE [$0 \leq n \leq 15$]⁽¹⁾

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDEN ⁽²⁾	—	EID17	EID16
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-5 **SID<2:0>**: Standard Identifier Filter bits (if EXIDEN = 0)
Extended Identifier Filter bits, EID<20:18> (if EXIDEN = 1).

bit 4 **Unimplemented:** Read as '0'

bit 3 **EXIDEN:** Extended Identifier Filter Enable bit⁽²⁾
1 = Filter will only accept extended ID messages
0 = Filter will only accept standard ID messages

bit 2 **Unimplemented:** Read as '0'

bit 1-0 **EID<17:16>**: Extended Identifier Filter bits

Note 1: Registers, RXF6SIDL:RXF15SIDL, are available in Mode 1 and 2 only.

2: In Mode 0, this bit must be set/cleared as required, irrespective of corresponding mask register value.

PIC18F66K80 FAMILY

Table 27-2 shows the relation between the clock generated by the PLL and the frequency error from jitter (measured jitter-induced error of 2%, Gaussian distribution, within 3 standard deviations), as a percentage of the nominal clock frequency.

This is clearly smaller than the expected drift of a crystal oscillator, typically specified at 100 ppm or 0.01%. If we add jitter to oscillator drift, we have a total frequency drift of 0.0132%. The total oscillator frequency errors for common clock frequencies and bit rates, including both drift and jitter, are shown in Table 27-3.

TABLE 27-2: FREQUENCY ERROR FROM JITTER AT VARIOUS PLL GENERATED CLOCK SPEEDS

PLL Output	P_{jitter}	T_{jitter}	Frequency Error at Various Nominal Bit Times (Bit Rates)			
			8 μs (125 Kb/s)	4 μs (250 Kb/s)	2 μs (500 Kb/s)	1 μs (1 Mb/s)
40 MHz	0.5 ns	1 ns	0.00125%	0.00250%	0.005%	0.01%
24 MHz	0.83 ns	1.67 ns	0.00209%	0.00418%	0.008%	0.017%
16 MHz	1.25 ns	2.5 ns	0.00313%	0.00625%	0.013%	0.025%

**TABLE 27-3: TOTAL FREQUENCY ERROR AT VARIOUS PLL GENERATED CLOCK SPEEDS
(100 PPM OSCILLATOR DRIFT, INCLUDING ERROR FROM JITTER)**

Nominal PLL Output	Frequency Error at Various Nominal Bit Times (Bit Rates)			
	8 μs (125 Kb/s)	4 μs (250 Kb/s)	2 μs (500 Kb/s)	1 μs (1 Mb/s)
40 MHz	0.01125%	0.01250%	0.015%	0.02%
24 MHz	0.01209%	0.01418%	0.018%	0.027%
16 MHz	0.01313%	0.01625%	0.023%	0.035%

PIC18F66K80 FAMILY

29.1.1 STANDARD INSTRUCTION SET

ADDLW ADD Literal to W

Syntax:	ADDLW	k								
Operands:	$0 \leq k \leq 255$									
Operation:	$(W) + k \rightarrow W$									
Status Affected:	N, OV, C, DC, Z									
Encoding:	<table border="1"><tr><td>0000</td><td>1111</td><td>kkkk</td><td>kkkk</td></tr></table>		0000	1111	kkkk	kkkk				
0000	1111	kkkk	kkkk							
Description:	The contents of W are added to the 8-bit literal 'k' and the result is placed in W.									
Words:	1									
Cycles:	1									
Q Cycle Activity:	<table><tr><td>Q1</td><td>Q2</td><td>Q3</td><td>Q4</td></tr><tr><td>Decode</td><td>Read literal 'k'</td><td>Process Data</td><td>Write to W</td></tr></table>		Q1	Q2	Q3	Q4	Decode	Read literal 'k'	Process Data	Write to W
Q1	Q2	Q3	Q4							
Decode	Read literal 'k'	Process Data	Write to W							

Example: ADDLW 15h

Before Instruction
W = 10h
After Instruction
W = 25h

ADDWF ADD W to f

Syntax:	f {,d {,a}}			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
Operation:	(W) + (f) → dest			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0010	01da	ffff	ffff
Description:	<p>Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).</p> <p>If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.</p> <p>If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 “Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode” for details.</p>			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination

Example: ADDWF REG, 0, 0

Before Instruction
W = 17h
REG = 0C2h
After Instruction
W = 0D9h
REG = 0C2h

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

PIC18F66K80 FAMILY

IORLW Inclusive OR Literal with W

Syntax: IORLW k

Operands: $0 \leq k \leq 255$

Operation: (W) .OR. k \rightarrow W

Status Affected: N, Z

Encoding:

0000	1001	kkkk	kkkk
------	------	------	------

Description: The contents of W are ORed with the eight-bit literal 'k'. The result is placed in W.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: IORLW 35h

Before Instruction
W = 9Ah

After Instruction
W = BFh

IORWF Inclusive OR W with f

Syntax: IORWF f {,d {,a}}

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: (W) .OR. (f) \rightarrow dest

Status Affected: N, Z

Encoding:

0001	00da	ffff	ffff
------	------	------	------

Description: Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \leq 95$ (5Fh). See **Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode"** for details.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: IORWF RESULT, 0, 1

Before Instruction
RESULT = 13h
W = 91h

After Instruction
RESULT = 13h
W = 93h

PIC18F66K80 FAMILY

31.1 DC Characteristics: Supply Voltage PIC18F66K80 Family (Industrial/Extended)

PIC18F66K80 Family (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated)				
			Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended				
Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
D001	VDD	Supply Voltage	1.8 1.8	— —	3.6 5.5	V V	For LF devices For F devices
D001C	AVDD	Analog Supply Voltage	$V_{DD} - 0.3$	—	$V_{DD} + 0.3$	V	
D001D	AVSS	Analog Ground Potential	$V_{SS} - 0.3$	—	$V_{SS} + 0.3$	V	
D002	VDR	RAM Data Retention Voltage⁽¹⁾	1.5	—	—	V	
D003	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	—	—	0.7	V	See Section 5.3 “Power-on Reset (POR)” for details
D004	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05	—	—	V/ms	See Section 5.3 “Power-on Reset (POR)” for details
D005	BVDD	Brown-out Reset Voltage (High, Medium and Low-Power mode) BORV<1:0> = 11 ⁽²⁾ BORV<1:0> = 10 BORV<1:0> = 01 BORV<1:0> = 00	1.69 1.88 2.53 2.82	1.8 2.0 2.7 3.0	1.91 2.12 2.86 3.18	V V V V	

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: Device will operate normally until Brown-out Reset occurs, even though VDD may be below VDDMIN.

PIC18F66K80 FAMILY

31.2 DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended) (Continued)

PIC18F66K80 Family (Industrial/Extended)		Standard Operating Conditions (unless otherwise stated)					
		Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended					
Param No.	Device	Typ	Max	Units	Conditions		
	Supply Current (IDD) Cont. ^(2,3)						
	PIC18LFXXK80	520	820	μA	-40°C	VDD = 1.8V ⁽⁴⁾ Regulator Disabled	FOSC = 4 MHz (RC_RUN mode, HF-INTOSC)
		520	820	μA	+25°C		
		520	820	μA	+60°C		
		530	880	μA	+85°C		
		540	1000	μA	+125°C		
	PIC18LFXXK80	941	1600	μA	-40°C	VDD = 3.3V ⁽⁴⁾ Regulator Disabled	
		941	1600	μA	+25°C		
		941	1600	μA	+60°C		
		950	1610	μA	+85°C		
		960	1800	μA	+125°C		
	PIC18FXXK80	981	1640	μA	-40°C	VDD = 3.3V ⁽⁵⁾ Regulator Enabled	
		981	1640	μA	+25°C		
		981	1640	μA	+60°C		
		990	1650	μA	+85°C		
		1000	1900	μA	+125°C		
	PIC18FXXK80	1	2.2	mA	-40°C	VDD = 5V ⁽⁵⁾ Regulator Enabled	
		1	2.2	mA	+25°C		
		1	2.2	mA	+60°C		
		1	2.2	mA	+85°C		
		1	2.2	mA	+125°C		

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.


4: For LF devices, RETEN (CONFIG1L<0>) = 1.

5: For F devices, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0.

PIC18F66K80 FAMILY

28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	28		
Pitch	e	1.27 BSC		
Overall Height	A	–	–	2.65
Molded Package Thickness	A2	2.05	–	–
Standoff §	A1	0.10	–	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	–	0.75
Foot Length	L	0.40	–	1.27
Footprint	L1	1.40 REF		
Foot Angle Top	φ	0°	–	8°
Lead Thickness	c	0.18	–	0.33
Lead Width	b	0.31	–	0.51
Mold Draft Angle Top	α	5°	–	15°
Mold Draft Angle Bottom	β	5°	–	15°

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

PIC18F66K80 FAMILY

40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	INCHES		
		MIN	NOM	MAX
Number of Pins	N	40		
Pitch	e	.100 BSC		
Top to Seating Plane	A	–	–	.250
Molded Package Thickness	A2	.125	–	.195
Base to Seating Plane	A1	.015	–	–
Shoulder to Shoulder Width	E	.590	–	.625
Molded Package Width	E1	.485	–	.580
Overall Length	D	1.980	–	2.095
Tip to Seating Plane	L	.115	–	.200
Lead Thickness	c	.008	–	.015
Upper Lead Width	b1	.030	–	.070
Lower Lead Width	b	.014	–	.023
Overall Row Spacing §	eB	–	–	.700

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

PIC18F66K80 FAMILY

SLRCON (Slew Rate Control).....	174	Software Simulator (MPLAB SIM)	535
SSPCON1 (MSSP Control 1, I ² C Mode)	298	Special Event Trigger. <i>See</i> Compare (CCP Module).	
SSPCON1 (MSSP Control 1, SPI Mode)	289	Special Event Trigger. <i>See</i> Compare (ECCP Mode).	
SSPCON2 (MSSP Control 2, I ² C Master Mode)	299	SPI Mode (MSSP)	287
SSPCON2 (MSSP Control 2, I ² C Slave Mode)	300	Associated Registers	295
SSPMSK (I ² C Slave Address Mask).....	300	Bus Mode Compatibility	295
SSPSTAT (MSSP Status, I ² C Mode).....	297	Effects of a Reset	295
SSPSTAT (MSSP Status, SPI Mode).....	288	Enabling SPI I/O	291
STATUS	122	Master Mode	292
STKPTR (Stack Pointer)	104	Master/Slave Connection.....	291
T0CON (Timer0 Control).....	205	Operation	290
T1CON (Timer1 Control).....	209	Operation in Power-Managed Modes	295
T1GCON (Timer1 Gate Control)	211	Serial Clock.....	287
T2CON (Timer2 Control).....	221	Serial Data In	287
T3CON (Timer3 Control).....	223	Serial Data Out	287
T3GCON (Timer3 Gate Control).....	224	Slave Mode.....	293
T4CON (Timer4 Control).....	233	Slave Select.....	287
TXBIE (Transmit Buffers Interrupt Enable)	437	Slave Select Synchronization	293
TXBnCON (Transmit Buffer n Control)	400	SPI Clock.....	292
TXBnDLC (Transmit Buffer n Data Length Code).....	403	SSPBUF Register	292
TXBnDm (Transmit Buffer n Data Field Byte m).....	402	SSPSR Register	292
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte).....	401	Typical Connection	291
TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte).....	402	SS	287
TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte).....	401	SSPOV	322
TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte).....	401	SSPOV Status Flag	322
TXERRCNT (Transmit Error Count).....	403	SSPSTAT Register	
TXSTAx (Transmit Status and Control)	334	R/W Bit	301, 304
WDTCON (Watchdog Timer Control).....	473	Stack Full/Underflow Resets.....	105
WPUB (Weak Pull-up PORTB Enable).....	172	SUBFSR	529
RESET	513	SUBFWB	518
Resets	79, 457	SUBLW	519
Brown-out Reset (BOR)	457	SUBULNK	529
Oscillator Start-up Timer (OST)	457	SUBWF	519
Power-on Reset (POR)	457	SUBWFB	520
Power-up Timer (PWRT)	457	SWAPF	520
RETIE	514	T	
RETLW	514	Table Pointer Operations (table).....	132
RETURN	515	Table Reads/Table Writes	105
Return Address Stack	103	TBLRD	521
Return Stack Pointer (STKPTR)	104	TBLWT	522
Revision History	601	Time-out in Various Situations (table).....	84
RLCF	515	Timer0.....	205
RLNCF	516	Associated Registers	207
RRCF	516	Operation	206
RRNCF	517	Overflow Interrupt	207
S		Prescaler	207
SCK	287	Switching Assignment	207
SDI	287	Prescaler Assignment (PSA Bit)	207
SDO	287	Prescaler Select (T0PS2:T0PS0 Bits)	207
SEC_IDLE Mode.....	71	Reads and Writes in 16-Bit Mode	206
SEC_RUN Mode	66	Source Edge Select (T0SE Bit)	206
Selective Peripheral Module Control.....	72	Source Select (T0CS Bit).....	206
Serial Clock, SCK.....	287	Timer1.....	209
Serial Data In (SDI).....	287	16-Bit Read/Write Mode	214
Serial Data Out (SDO)	287	Associated Registers	220
Serial Peripheral Interface. <i>See</i> SPI Mode.		Clock Source Selection.....	212
SETF	517	Gate	216
Shoot-Through Current	281	Interrupt	215
Slave Select (\overline{SS}).....	287	Operation	212
SLEEP	518	Oscillator.....	209
Sleep Mode.....	70	Oscillator, as Secondary Clock.....	56
		Resetting, Using the ECCP Special Event Trigger...	216
		SOSC Oscillator.....	214
		Layout Considerations	215
		Use as a Clock Source	215