



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	ECANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf66k80t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

### 2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10  $\mu$ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex:  $\pm 15\%$  over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of  $\pm 22\%$ . Due to the extreme temperature tolerance, a 10  $\mu$ F nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for X7R type and Y5V type capacitors is shown in Figure 2-4.

#### FIGURE 2-4: DC BIAS VOLTAGE vs. CAPACITANCE CHARACTERISTICS



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5V core voltage. Suggested capacitors are shown in Table 2-1.

#### 2.5 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 $\Omega$ .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 30.0 "Development Support"**.

TABLE 3-1:	HS, EC, XT, LP AND RC MODES: RANGES AND SETTINGS
	, ,,

Mode	Frequency Range	FOSC<3:0> Setting
EC1 (low power)		1101
(EC1 & EC1IO)	DC-160 KH2	1100
EC2 (medium power)		1011
(EC2 & EC2IO)		1010
EC3 (high power)		0101
(EC3 & EC3IO)		0100
HS1 (medium power)	4 MHz-16 MHz	0011
HS2 (high power)	16 MHz-25 MHz	0010
ХТ	100 kHz-4 MHz	0001
LP	31.25 kHz	0000
RC (External)	0-4 MHz	001x
INTIO	32 kHz-16 MHz	100x (and OSCCON, OSCCON2)



#### PIC18F66K80 FAMILY CLOCK DIAGRAM



#### 4.0 POWER-MANAGED MODES

The PIC18F66K80 family of devices offers a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (such as battery-powered devices).

There are three categories of power-managed mode:

- Run modes
- Idle modes
- · Sleep mode

There is an Ultra Low-Power Wake-up (ULPWU) for waking from Sleep mode.

These categories define which portions of the device are clocked, and sometimes, at what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block). The Sleep mode does not use a clock source.

The ULPWU mode, on the RA0 pin, enables a slow falling voltage to generate a wake-up, even from Sleep, without excess current consumption. (See **Section 4.7 "Ultra Low-Power Wake-up"**.)

The power-managed modes include several powersaving features offered on previous PIC<sup>®</sup> devices. One is the clock switching feature, offered in other PIC18 devices. This feature allows the controller to use the SOSC oscillator instead of the primary one. Another power-saving feature is Sleep mode, offered by all PIC devices, where all device clocks are stopped.

#### 4.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions:

- · Will the CPU be clocked or not
- What will be the clock source

The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 4-1.

#### 4.1.1 CLOCK SOURCES

The SCS<1:0> bits select one of three clock sources for power-managed modes. Those sources are:

- The primary clock as defined by the FOSC<3:0> Configuration bits
- The Secondary Clock (the SOSC oscillator)
- The Internal Oscillator block (for LF-INTOSC modes)

#### 4.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These considerations are discussed in **Section 4.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entering the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current and impending mode, a change to a power-managed mode does not always require setting all of the previously discussed bits. Many transitions can be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured as desired, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

Mode	OSCCON Bits		Module Clocking		Available Cleak and Oscillator Source			
	IDLEN<7> <sup>(1)</sup>	SCS<1:0>	CPU	Peripherals	Available Clock and Oscillator Source			
Sleep	0	N/A	Off	Off	None – All clocks are disabled			
PRI_RUN	N/A	00	Clocked	Clocked	Primary – XT, LP, HS, EC, RC and PLL modes. This is the normal, full-power execution mode.			
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – SOSC Oscillator			
RC_RUN	N/A	lx	Clocked	Clocked	Internal oscillator block <sup>(2)</sup>			
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, RC, EC			
SEC_IDLE	1	01	Off	Clocked	Secondary – SOSC oscillator			
RC_IDLE	1	1x	Off	Clocked	Internal oscillator block <sup>(2)</sup>			

#### TABLE 4-1: POWER-MANAGED MODES

**Note 1:** IDLEN reflects its value when the **SLEEP** instruction is executed.

2: Includes INTOSC (HF-INTOSC and MG-INTOSC) and INTOSC postscaler, as well as the LF-INTOSC source.

Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
FFFh	TOSU	-	— — Top-of-Stack Upper Byte (TOS<20:16>)							
FFEh	TOSH	Top-of-Stack	High Byte (TO	S<15:8>)						88
FFDh	TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						88
FFCh	STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	88
FFBh	PCLATU	_	_	Bit 21	Holding Regi	ster for PC<20	):16>	•	•	88
FFAh	PCLATH	Holding Regi	ster for PC<15	:8>	•					88
FF9h	PCL	PC Low Byte	(PC<7:0>)							88
FF8h	TBLPTRU	_	_	Bit 21	Program Mer	nory Table Poi	inter Upper By	/te (TBLPTR<	20:16>)	88
FF7h	TBLPTRH	Program Mer	nory Table Poi	nter High Byte	(TBLPTR<15	:8>)				88
FF6h	TBLPTRL	Program Mer	nory Table Poi	nter Low Byte	(TBLPTR<7:0	>)				88
FF5h	TABLAT	Program Mer	nory Table Lat	ch						88
FF4h	PRODH	Product Regi	ster High Byte							88
FF3h	PRODL	Product Regi	ster Low Byte							88
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	88
FF1h	INTCON2	RBPU	INTEDGO	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	88
FF0h	INTCON3	INT2IP	INT1IP	INT3IF	INT2IF	INT1IF	INT3IF	INT2IF	INT1IF	88
FEFh	INDF0	Uses content	s of FSR0 to a	address data m	nemory – value	e of FSR0 not of	changed (not a	a physical regi	ister)	88
FEEh	POSTINC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	of FSR0 post	-incremented	(not a physica	l register)	88
FEDh	POSTDEC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 post	-decremented	(not a physic	al register)	88
FECh	PRFINC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	of FSR0 pre-	incremented (	not a physical	register)	88
FFBh	PLUSWO	Uses content	s of ESR0 to a	ddress data m	emory – value	of ESR0 pre-	incremented (	not a physical	register) –	88
	1 200110	value of FSR	0 offset by W		ieniory value		incremented (	not a physical	registery	00
FEAh	FSR0H	—	—		_	Indirect Data	Memory Addr	ess Pointer 0	High Byte	88
FE9h	FSR0L	Indirect Data	Memory Addr	ess Pointer 0 L	_ow Byte					88
FE8h	WREG	Working Reg	ister							88
FE7h	INDF1	Uses content	s of FSR1 to a	iddress data m	nemory – value	e of FSR1 not o	changed (not a	a physical regi	ister)	88
FE6h	POSTINC1	Uses content	s of FSR1 to a	address data m	nemory – value	e of FSR1 post	-incremented	(not a physica	l register)	88
FE5h	POSTDEC1	Uses content	s of FSR1 to a	address data m	nemory – value	e of FSR1 post	-decremented	(not a physic	al register)	88
FE4h	PREINC1	Uses content	s of FSR1 to a	address data m	nemory – value	of FSR1 pre-	incremented (	not a physical	register)	88
FE3h	PLUSW1	Uses content value of FSR	s of FSR1 to a 1 offset by W	address data m	nemory – value	of FSR1 pre-	incremented (	not a physical	register) –	88
FE2h	FSR1H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 1	High Byte	88
FE1h	FSR1L	Indirect Data	Memory Addr	ess Pointer 1 L	ow Byte	•				88
FE0h	BSR	_	_	_	_	Bank Select I	Register			88
FDFh	INDF2	Uses content	s of FSR2 to a	iddress data m	nemory – value	of FSR2 not	changed (not a	a physical regi	ister)	88
FDEh	POSTINC2	Uses content	s of FSR2 to a	ddress data m	nemory – value	of FSR2 post	-incremented	(not a physica	l register)	89
FDDh	POSTDEC2	Uses content	s of FSR2 to a	ddress data m	nemory – value	of FSR2 post	-decremented	(not a physic	al register)	89
FDCh	PREINC2	Uses content	s of FSR2 to a	ddress data m	nemory – value	of FSR2 pre-	incremented (	not a physical	register)	89
FDBh	PLUSW2	Uses content value of FSR	s of FSR2 to a 2 offset by W	address data m	nemory – value	of FSR2 pre-	incremented (	not a physical	register) –	89
FDAh	FSR2H	_	_	_	_	Indirect Data	Memory Addr	ess Pointer 2	High Byte	89
FD9h	FSR2L	Indirect Data	Memory Addr	ess Pointer 2 L	ow Byte		-			89
FD8h	STATUS	_	_	_	N	OV	Z	DC	С	89
FD7h	TMR0H	Timer0 Regis	ter High Byte							89
FD6h	TMR0L	Timer0 Reais	ter Low Byte							89
FD5h	TOCON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	89
FD4h	Unimplemented									_
FD3h	OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	HFIOFS	SCS1	SCS0	89
FD2h	OSCCON2	_	SOSCRUN	_	SOSCDRV	SOSCGO	_	MFIOFS	MFIOSEL	89
FD1h	WDTCON	REGSLP	—	ULPLVL	SRETEN	—	ULPEN	ULPSINK	SWDTEN	89
FD0h	RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	89
L										

TABLE 6-2:	PIC18F66K80 FAMILY REGISTER FILE SUMMARY

IADL	.C 0-2. F	IC IOF OON		T REGIS		SUIVIIVIAN		INUED)		
Addr.	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR on page
ED6h	B5D0	B5D07	B5D06	B5D05	B5D04	B5D03	B5D02	B5D01	B5D00	95
ED5h	B5DLC	_	TXRTR	_	_	DLC3	DLC2	DLC1	DLC0	95
ED4h	B5EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	95
ED3h	B5EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	95
ED2h	B5SIDL	SID2	SID1	SID0	SRR	EXID		EID17	EID16	95
ED1h	B5SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	95
ED0h	B5CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ		TXPRI1	TXPRI0	95
ECFh	CANCON RO5	CANCON R	05			11			1	95
ECEh	 CANSTAT RO5	CANSTAT R	05							96
ECDh	 B4D7	 B4D77	B4D76	B4D75	B4D74	B4D73	B4D72	B4D71	B4D70	96
ECCh	B4D6	B4D67	B4D66	B4D65	B4D64	B4D63	B4D62	B4D61	B4D60	96
ECBh	B4D5	B4D57	B4D56	B4D55	B4D54	B4D53	B4D52	B4D51	B4D50	96
ECAh	B4D4	B4D47	B4D46	B4D45	B4D44	B4D43	B4D42	B4D41	B4D40	96
EC9h	B4D3	B4D37	B4D36	B4D35	B4D34	B4D33	B4D32	B4D31	B4D30	96
EC8h	B4D2	B4D27	B4D26	B4D25	B4D24	B4D23	B4D22	B4D21	B4D20	96
EC7h	B4D1	B4D17	B4D16	B4D15	B4D14	B4D13	B4D12	B4D11	B4D10	96
EC6h	B4D0	B4D07	B4D06	B4D05	B4D04	B4D03	B4D02	B4D01	B4D00	96
EC5h	B4DLC	_	TXRTR	_	_	DLC3	DLC2	DLC1	DLC0	96
EC4h	B4EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	96
EC3h	B4EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	96
FC2h	B4SIDI	SID2	SID1	SID0	SRR	FXID		FID17	FID16	96
FC1h	B4SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	96
EC0h	B4CON	TXBIE	TXABT	TXI ARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	96
FBFh	CANCON RO6	CANCON R	06	1712 1112	17 El al C	a				96
FBFh	CANSTAT RO6	CANSTAT R	06							96
FBDh	B3D7	B3D77	B3D76	B3D75	B3D73	B3D73	B3D72	B3D71	B3D70	96
FBCh	B3D6	B3D67	B3D66	B3D65	B3D63	B3D63	B3D62	B3D61	B3D60	96
FBBh	B3D5	B3D57	B3D56	B3D55	B3D53	B3D53	B3D52	B3D51	B3D50	96
FBAh	B3D4	B3D47	B3D46	B3D45	B3D43	B3D43	B3D42	B3D41	B3D40	96
FB9h	B3D3	B3D37	B3D36	B3D35	B3D33	B3D33	B3D32	B3D31	B3D30	96
FB8h	B3D2	B3D27	B3D26	B3D25	B3D23	B3D23	B3D22	B3D21	B3D20	96
EB7h	B3D1	B3D17	B3D16	B3D15	B3D13	B3D13	B3D12	B3D11	B3D10	96
EB6h	B3D0	B3D07	B3D06	B3D05	B3D03	B3D03	B3D02	B3D01	B3D00	96
EB5h	B3DLC	_	TXRTR	_	_	DI C3	DI C2	DI C1	DI C0	96
FB4h	B3FIDI	FID7	FID6	FID5	FID4	FID3	FID2	FID1	FID0	96
EB3h	B3EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	96
EB2h	B3SIDL	SID2	SID1	SID0	SRR	EXID		EID17	EID16	96
EB1h	B3SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	96
EB0h	B3CON	TXBIE	TXABT	TXI ARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	96
FAFh	CANCON RO7	CANCON R	07	1712 112	17 El al C	a				96
FAFh	CANSTAT RO7	CANSTAT R	07							96
FADh	B2D7	B2D77	B2D76	B2D75	B2D72	B2D73	B2D72	B2D71	B2D70	96
FACh	B2D6	B2D67	B2D66	B2D65	B2D62	B2D63	B2D62	B2D61	B2D60	96
FABh	B2D5	B2D57	B2D56	B2D55	B2D52	B2D53	B2D52	B2D51	B2D50	97
FAAh	B2D4	B2D47	B2D46	B2D45	B2D02 B2D42	B2D43	B2D42	B2D01	B2D40	97
E/041	B2D3	B2D37	B2D36	B2D35	B2D32	B2D33	B2D32	B2D41 B2D31	B2D40	97
FARh	B2D2	B2D27	B2D26	B2D05	B2D22	B2D23	B2D92	B2D21	B2D20	97
EA7h	B2D1	B2D17	B2D16	B2D15	B2D12	B2D23	B2D12	B2D21	B2D10	97
EA6h	B2D0	B2D07	B2D06	B2D05	B2D02	B2D03	B2D02	B2D01	B2D00	97
EA5h	B2DLC		TXRTR			DL C3	DI C2	DL C1	DLCO	97
EA/h	B2EIDI	EID7	FIDE	EID5	EID4	FID3	EID2	FID1	FIDO	97
			2000	2100		2103				31

TABLES		
IADLE 0-2:	PICTOFOOROU FAMILT REGISTER FILE SUMMART	CONTINUED)

#### REGISTER 10-15: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
OSCFIP		—	—	BCLIP	HLVDIP	TMR3IP	TMR3GIP
bit 7		•		•			bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	OSCFIP: Osc	illator Fail Inter	rupt Priority bit	:			
	1 = High prio	rity					
	0 = Low prior	ity					
bit 6-4	Unimplemen	ted: Read as '	)'				
bit 3	BCLIP: Bus C	Collision Interru	pt Priority bit				
	1 = High prio	rity					
	0 = Low prior	ity					
bit 2	HLVDIP: High	n/Low-Voltage [	Detect Interrupt	t Priority bit			
	1 = High prio	rity					
	0 = Low prior	ity					
bit 1	TMR3IP: TMF	R3 Overflow Int	errupt Priority I	oit			
	1 = High prio	rity					
	0 = Low prior	ity					
bit 0	TMR3GIP: TN	/IR3 Gate Inter	rupt Priority bit				
	1 = High prio	rity					
	0 = Low prior	ity					

#### 14.4 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes. When the RD16 control bit (T1CON<1>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L loads the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits at once to both the high and low bytes of Timer1.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

#### 14.5 SOSC Oscillator

An on-chip crystal oscillator circuit is incorporated between pins, SOSCI (input) and SOSCO (amplifier output). It can be enabled one of these ways:

- Setting the SOSCEN bit in either the T1CON or T3CON register (TxCON<3>)
- Setting the SOSCGO bit in the OSCCON2 register (OSCCON2<3>)
- Setting the SCSx bits to secondary clock source in the OSCCON register (OSCCON<1:0> = 01)

The SOSCGO bit is used to warm up the SOSC so that it is ready before any peripheral requests it.

The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all powermanaged modes. The circuit for a typical low-power oscillator is depicted in Figure 14-2. Table 14-2 provides the capacitor selection for the SOSC oscillator.

The user must provide a software time delay to ensure proper start-up of the SOSC oscillator.

#### FIGURE 14-2: EXTERNAL COMPONENTS FOR THE SOSC



# TABLE 14-2:CAPACITOR SELECTION FOR<br/>THE TIMER<br/>OSCILLATOR<sup>(2,3,4,5)</sup>

Oscillator Type	Freq.	C1	C2			
LP	32 kHz	12 pF <sup>(1)</sup>	12 pF <sup>(1)</sup>			
Note 1: N	s as a starting circuit.					
2: + ti ti	ligher capacita he oscillator, bu ime.	nce increases f It also increase	the stability of es the start-up			
3: S c r v	Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components					
<ul> <li>Capacitor values are for design guidance on Values listed would be typical of a CL = 10 µ rated crystal, when SOSCSEL&lt;1:0&gt; = 11.</li> </ul>						
5: lı q	Incorrect capacitance value may result in a fre- quency not meeting the crystal manufacturer's					

tolerance specification. The SOSC crystal oscillator drive level is determined based on the SOSCSELx (CONFIG1L<4:3>) Configuration bits. The Higher Drive Level mode, SOSCSEL<1:0> = 11, is intended to drive a wide variety of 32.768 kHz crystals with a variety of Load Capacitance (CL) ratings.

The Lower Drive Level mode is highly optimized for extremely low-power consumption. It is not intended to drive all types of 32.768 kHz crystals. In the Low Drive Level mode, the crystal oscillator circuit may not work correctly if excessively large discrete capacitors are placed on the SOSCO and SOSCI pins. This mode is designed to work only with discrete capacitances of approximately 3 pF-10 pF on each pin.

Crystal manufacturers usually specify a CL (Load Capacitance) rating for their crystals. This value is related to, but not necessarily the same as, the values that should be used for C1 and C2 in Figure 14-2.

#### 21.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

#### 21.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be devices such as serial EEPROMs, shift registers, display drivers and A/D Converters. The MSSP module can operate in either of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)
  - Full Master mode
  - Slave mode (with general address call)

The  $\mathrm{I}^2\mathrm{C}$  interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- Slave mode with 5-bit and 7-bit address masking (with address masking for both 10-bit and 7-bit addressing)

#### 21.2 Control Registers

The MSSP module has three associated control registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or  $I^2C$  mode.

Additional details are provided under the individual sections.

#### 21.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDA/SDI
- Serial Clock (SCK) RC3/REF0/SCL/SCK

Additionally, a fourth pin may be used when in a Slave mode of operation:

 Slave Select (SS) – RA5/AN4/C2INB/ HLVDIN/T1CKI/SS/CTMU1

Figure 21-1 shows the block diagram of the MSSP module when operating in SPI mode.

#### FIGURE 21-1:

#### MSSP BLOCK DIAGRAM (SPI MODE)



#### 22.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the EUSART is also known as a Serial Communications Interface or SCI.)

The EUSART can be configured as a full-duplex, asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USARTx modules implement additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN/J2602 bus) systems.

All members of the PIC18F66K80 family are equipped with two independent EUSART modules, referred to as EUSART1 and EUSART2. They can be configured in the following modes:

- Asynchronous (full duplex) with:
  - Auto-wake-up on character reception
  - Auto-baud calibration
- 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of EUSART1 and EUSART2 are multiplexed with the functions with the following ports, depending on the device pin count. See Table 22-1.

Pin		EUSART1	EUSART2			
Count	Port	Pins	Port	Pins		
28-pin	PORTC	RC6/TX1/CK1 and RC7/RX1/DT1	PORTB	RB6/PGC/TX2/CK2/KBI2 and RB7/PGD/T3G/RX2/DT2/KBI3		
40/44-pin	PORTC	RC6/TX1/CK1 and RC7/RX1/DT1	PORTD	RD6/TX2/CK2/P1C/PSP6 and RD7/RX2/DT2/P1D/PSP7		
64-pin	PORTG	RG3/TX1/CK1 and RG0/RX1/DT1	PORTE	RE7/TX2/CK2 and RE6/RX2/DT2		

 TABLE 22-1:
 CONFIGURING EUSARTx PINS<sup>(1)</sup>

Note 1: The EUSARTx control will automatically reconfigure the pin from input to output as needed.

In order to configure the pins as an EUSARTx:

- For EUSART1:
  - SPEN (RCSTA1<7>) must be set (= 1)
  - TRISx<x> must be set (= 1)
  - For Asynchronous and Synchronous Master modes, TRISx<x> must be cleared (= 0)
  - For Synchronous Slave mode, TRISx<x> must be set (= 1)

- For EUSART2:
  - SPEN (RCSTA2<7>) must be set (= 1)
  - TRISx<x> must be set (= 1)
  - For Asynchronous and Synchronous Master modes, TRISx<x> must be cleared (= 0)
  - For Synchronous Slave mode, TRISx<x> must be set (= 1)

REGISTER	22-3: BAU	DCONx: BAU	D RATE CO	NTROL REGI	STER		
R/W-0	R-1	R/W-x	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
bit 7							bit 0
Legend:	. 1. 11		1. 1			1	
R = Readable	e bit	W = Writable	bit		nented bit, rea	d as '0'	
-n = value at	POR	"1" = Bit is set		$0^{\circ} = Bit is clear$	ared	x = Bit is unkr	nown
bit 7	ABDOVF: Au 1 = A BRG ro	ito-Baud Acqui ollover has occ	sition Rollover urred during A	Status bit uto-Baud Rate	Detect mode		
	(must be 0 = No BRG	cleared in soft rollover has or	ware) curred				
bit 6	RCIDL: Rece 1 = Receive c 0 = Receive c	ive Operation operation is Idle operation is act	ldle Status bit e ive				
bit 5	<b>RXDTP:</b> Rece <u>Asynchronous</u> 1 = Receive c 0 = Receive c	eived Data Pola <u>s mode:</u> data (RXx) is in data (RXx) is no	arity Select bit verted ot inverted	(Asynchronous	mode only)		
bit 4	TXCKP: Cloc	k and Data Po	larity Select bit				
	Asynchronous 1 = Idle state 0 = Idle state	<u>s mode:</u> for transmit (T. for transmit (T.	Xx) is a low lev Xx) is a high le	vel			
	Synchronous 1 = Idle state 0 = Idle state	<u>mode:</u> for clock (CKx for clock (CKx	) is a high leve ) is a low level	I			
bit 3	BRG16: 16-B	it Baud Rate R	Register Enable	e bit			
	1 = 16-bit Bau 0 = 8-bit Bau	ud Rate Genera d Rate Genera	ator – SPBRG tor – SPBRGx	Hx and SPBRG only (Compatib	x le mode), SPE	RGHx value is	ignored
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	WUE: Wake-u	up Enable bit					
	Asynchronous 1 = EUSART hardware 0 = RXx pin i	<u>s mode:</u> x will continue on following r is not monitore	to sample the ising edge d or rising edg	RXx pin: interr e is detected	upt generated	on falling edge	; bit cleared in
	Synchronous Unused in this	<u>mode:</u> s mode.					
bit 0	ABDEN: Auto	o-Baud Detect	Enable bit				
	Asynchronous 1 = Enables cleared in 0 = Baud rate	<u>s mode:</u> baud rate mea n hardware upo e measuremen	surement on t on completion t is disabled or	he next charact	er: requires re	ception of a Sy	nc field (55h);
	Synchronous Unused in this	<u>mode:</u> s mode.		·			

#### 22.5 EUSARTx Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

#### 22.5.1 EUSARTx SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set.

e) If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- 8. If using interrupts, ensure that the GIE and PEIE bits (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	TMR1GIF	TMR2IF	TMR1IF
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	TMR1GIE	TMR2IE	TMR1IE
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	TMR1GIP	TMR2IP	TMR1IP
PIR3	_	_	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	
PIE3	—	-	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	
IPR3	—	—	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG1	EUSART1 T	ransmit Regis	ster					
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
SPBRGH1	EUSART1 B	Baud Rate Ger	nerator Regi	ster High Byt	e			
SPBRG1	EUSART1 B	Baud Rate Ger	nerator Regi	ster Low Byte	9			
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
TXREG2	EUSART2 T	ransmit Regis	ster					
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN
SPBRGH2	EUSART2 B	Baud Rate Ger	nerator Regi	ster High Byt	e			
SPBRG2	EUSART2 B	Baud Rate Ger	nerator Regi	ster Low Byte	Э			
PMD0	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSPMD
ODCON	SSPOD	CCP50D	CCP4OD	CCP3OD	CCP2OD	CCP10D	U2OD	U10D

#### TABLE 22-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

#### 26.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

The PIC18F66K80 family of devices has a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that sets both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution branches to the interrupt vector address and the software responds to the interrupt. The High/Low-Voltage Detect Control register (Register 26-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The module's block diagram is shown in Figure 26-1.

#### REGISTER 26-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
VDIRMAG	BGVST	IRVST	HLVDEN	HLVDL3 <sup>(1)</sup>	HLVDL2 <sup>(1)</sup>	HLVDL1 <sup>(1)</sup>	HLVDL0 <sup>(1)</sup>		
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
DIL 7			i Magnitude s						
	1 = Event occ 0 = Event occ	urs when volta urs when volta	ge equais or ( ge equals or )	exceeds trip po falls below trip	point (HLVDL<3:0	1>) 3:0>)			
bit 6	BGVST: Band	I Gap Reference	e Voltages St	able Status Fla	ag bit				
	1 = Internal ba	and gap voltage	e references a	are stable					
	0 = Internal ba	and gap voltage	e references a	are not stable					
bit 5	IRVST: Interna	al Reference V	oltage Stable	Flag bit					
	1 = Indicates	that the voltage	e detect logic	will generate th	e interrupt flag a	at the specified	voltage range		
	0 = Indicates range and	that the voltag	e detect logic errupt should	will not generation of be enabled	ate the interrupt	t flag at the spe	ecified voltage		
bit 4	HLVDEN: Hig	h/Low-Voltage	Detect Powe	r Enable bit					
	1 = HLVD ena	abled							
	0 = HLVD dis	abled							
bit 3-0	HLVDL<3:0>:	Voltage Detec	tion Limit bits	(1)					
	1111 = Extern	nal analog inpu	t is used (inp	ut comes from	the HLVDIN pin	)			
	1110 <b>= Maxin</b>	num setting							
	•								
	0000 = Minim	um setting							

Note 1: For the electrical specifications, see Parameter D420 in Section 31.0 "Electrical Characteristics".

[	R/W-1	R/W-0	R/W-0	R/S-0	R/W-0	R/W-0	R/W-0	U-0
Mode 0	REQOP2	REQOP1	REQOP0	ABAT	WIN2	WIN1	WIN0	_
Mode 1	R/W-1	R/W-0	R/W-0	R/S-0	<u> </u>	U-0	U-0	U-0
	REQOP2	REQOP1	REQOPO	ABAT	—	—	—	
Mada 0	R/W-1	R/W-0	R/W-0	R/S-0	R-0	R-0	R-0	R-0
wode 2	REQOP2	REQOP1	REQOP0	ABAT	FP3	FP2	FP1	FP0
	bit 7							bit 0
Legend:			S = Settable	bit				
R = Reada	ble bit		W = Writable	e bit	U = Unimpl	emented bit, r	ead as '0'	
-n = Value	at POR		'1' = Bit is se	et	'0' = Bit is c	leared	x = Bit is unl	known
bit 7-5	REQOP<2:0	)>: Request C	AN Operatio	n Mode bits				
	1xx = Reque	ests Configura	ation mode					
	011 = Reque	ests Listen Or ests Loophac	niy mode					
	001 = Disab	led/Sleep mo	de					
	000 <b>= Requ</b>	ests Normal n	node					
bit 4	ABAT: Abort	t All Pending	Transmission	s bit				
	1 = Abort all	pending trans	smissions (in	all transmit	buffers) <sup>(1)</sup>			
<b>h</b> :+ 0 4	0 = Transmis	ssions procee	ding as norm	nal				
DIT 3-1	<u>WIN&lt;2:0&gt;:</u> \	Nindow Addre	ess bits					
	WIN<2:0>: Window Address bits These bits select which of the CAN buffers to switch into the Access Bank area. This allows access to the buffer registers from any data memory bank. After a frame has caused an interrupt, the ICODE<3:0> bits can be copied to the WIN<2:0> bits to select the correct buffer. See Example 27-2 for a code example. 111 = Receive Buffer 0 110 = Receive Buffer 0 101 = Receive Buffer 1 100 = Transmit Buffer 0 011 = Transmit Buffer 1 010 = Transmit Buffer 2 001 = Receive Buffer 0							access to the DE<3:0> bits de example.
bit 0	<u>Mode 0:</u> Unimpleme	nted: Read a	<b>s</b> '0'					
bit 4-0	Mode 1: Unimpleme	nted: Read a	s'0'					
	Mode 2: FP<3:0>: FI These bits p 0000 = Recc 0001 = Recc 0010 = Recc 0010 = Recc 0100 = Recc 0100 = Recc 0101 = Recc 0110 = Recc 0110 = Recc 0111 = Recc 0111 = Recc	FO Read Poir oint to the me eive Message eive Message eive Message eive Message eive Message eive Message eive Message eive Message eive Message	nter bits essage buffer e Buffer 0 e Buffer 1 e Buffer 2 e Buffer 3 e Buffer 3 e Buffer 4 e Buffer 5 e Buffer 6 e Buffer 7	to be read.				

#### REGISTER 27-1: CANCON: CAN CONTROL REGISTER

Note 1: This bit will clear when all transmissions are aborted.

#### TABLE 29-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit: a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit: d = 0: store result in WREG d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit register file address (00h to FFh), or 2-bit FSR designator (0h to 3h).
f <sub>s</sub>	12-bit register file address (000h to FFFh). This is the source address.
fd	12-bit register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No Change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-Down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit: s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u	Unused or Unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
x	Don't care ('0' or '1'). The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
zs	7-bit offset value for Indirect Addressing of register files (source).
zd	7-bit offset value for Indirect Addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an Indexed Address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer $expr$ .
$\rightarrow$	Assigned to.
< >	Register bit field.
E	In the set of.
italics	User-defined term (font is Courier New).

CLRF		Clear f				С	LRWDT		Clear \	Vatc	hdog Ti	imer		
Syntax:		CLRF f{,;	a}			S	yntax:		CLRW	DT				
Operands	:	0 ≤ f ≤ 255 a ∈ [0,1]				0	perands:		None	۱۸/۲	т			
Operation	:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$				0			$000h = 000h = 1 \rightarrow TC$	> WE	DT posts	caler,		
Status Affe	ected:	Z			1		atua Affaata	al .	$1 \rightarrow Pl$	5				
Encoding:		0110	101a	ffff	ffff	5	atus Affected	u:	IO, PL	,			_	
Descriptio	n:	Clears the	contents	of the spe	ecified	E	ncoding:		000	)	0000	0000		0100
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.				D	Description:			Watchdog Timer. It also resets the postscaler of the WDT. Status bits, $\overline{TO}$ and $\overline{PD}$ , are set.				e s, TO
		lf 'a' is '0' a	nd the e	xtended ir	nstruction	W	ords:		1					
		set is enabl	ed, this i	instruction	operates	С	ycles:		1					
		in Indexed I	Literal O	ffset Addr 95 (5Fh)	essing	C	Q Cycle Activ	rity:						
		Section 29	.2.3 "By	te-Orient	ed and		Q1		Q2		Q	3	C	24
		Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				Decod	е	No operatio	n	Proce Dat	ess a	N opera	o ation	
Words:		1												
Cycles:		1				<u>E</u> :	<u>xample:</u>		CLRWD	Г				
Q Cycle /	Activity:						Before In	structi	on		0			
	Q1	Q2	Q3	3	Q4		After Inst	T Cou ruction	nter 1	=	?			
De	ecode	Read register 'f'	Proce Data	ess a re	Write gister 'f'		WD <sup>-</sup>	T Cou T Post	nter tscaler	= =	<b>00h</b> 0			
							TO			=	1			
Example:		CLRF	FLAG_	_REG,1			PD			=	1			
Befor After	re Instruc FLAG_RI Instructic FLAG_RI	tion EG = 5A n EG = 00	h h											

#### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F66K80 Family (Industrial/Extended) (Continued)

PIC18F66K80 Family (Industrial/Extended)		Standard Operating	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} $							
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) (	Cont. <sup>(2,3)</sup>								
	PIC18LFXXK80	90	260	μA	-40°C					
		90	260	μA	+25°C					
		90	260	μA	+60°C	VDD = 1.8V <sup>(4)</sup> Regulator Disabled				
		100	270	μA	+85°C					
		110	300	μA	+125°C					
	PIC18LFXXK80	163	540	μA	-40°C					
		163	540	μA	+25°C	) (				
		163	540	μA	+60°C	VDD = 3.3V(*) Regulator Disabled				
		170	560	μA	+85°C					
		180	600	μA	+125°C		Fosc = 1 MHz			
	PIC18FXXK80	201	560	μA	-40°C		EC oscillator)			
		217	560	μA	+25°C	) (s = 0 = 0) (5)				
		224	560	μA	+60°C	Regulator Enabled				
		228	580	μA	+85°C					
		236	620	μA	+125°C					
	PIC18FXXK80	240	740	μA	-40°C					
		240	740	μA	+25°C	) (5)				
		240	740	μA	+60°C	Regulator Enabled				
		250	840	μA	+85°C					
		260	940	μA	+125°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: For LF devices, RETEN (CONFIG1L<0>) = 1.
- 5: For F devices, SRETEN (WDTCON<4>) = 1 and  $\overline{RETEN}$  (CONFIG1L<0>) = 0.

31.3	<b>DC Characteristics:</b>	PIC18F66K80 Family	(Industrial)	(Continued)
------	----------------------------	--------------------	--------------	-------------

DC CHA	ARACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions	
	Vон	Output High Voltage <sup>(1)</sup>					
D090		I/O Ports:			V		
		PORTA, PORTB, PORTC	Vdd - 0.7	—	V	lон = -3 mA, VDD = 5.5V, -40°С to +125°С	
		PORTD, PORTE, PORTF, PORTG	Vdd - 0.7	—	V	lон = -2 mA, VDD = 5.5V, -40°С to +125°С	
D092		OSC2/CLKO (INTOSC, EC modes)	Vdd - 0.7	—	V	lон = -1 mA, VDD = 5.5V, -40°С to +125°С	
		Capacitive Loading Specs on Output Pins					
D100 <sup>(4)</sup>	COSC2	OSC2 Pin	—	20	pF	In HS mode when external clock is used to drive OSC1	
D101	Сю	All I/O Pins and OSC2	_	50	pF	To meet the AC Timing Specifications	
D102	Св	SCL, SDA	—	400	pF	I <sup>2</sup> C <sup>™</sup> Specification	

**Note 1:** Negative current is defined as current sourced by the pin.

#### 32.0 PACKAGING INFORMATION

#### 32.1 Package Marking Information



Legend	: XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	ΥY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)
		can be found on the outer packaging for this package.
Note:	In the ever	nt the full Microchip part number cannot be marked on one line, it will
	be carried	d over to the next line, thus limiting the number of available
	characters	s for customer-specific information.

BnDLC (TX/RX Buffer n Data Length Code in Transmit Mode) 420
BnDm (TX/RX Buffer n Data Field Byte m in Receive
BnDm (TX/RX Buffer n Data Field Byte m in Transmit
Mode)418 BnEIDH (TX/RX Buffer n Extended Identifier, High Byte
in Receive Mode)417 BnEIDH (TX/RX Buffer n Extended Identifier, High Byte
in Transmit Mode)417 BnEIDL (TX/RX Buffer n Extended Identifier, Low Byte in
Receive Mode)
BnSIDH (TX/RX Buffer n Standard Identifier, High Byte
BnSIDH (TX/RX Buffer n Standard Identifier. High Byte
in Transmit Mode)
BnSIDL (TX/RX Buffer n Standard Identifier, Low Byte in
Receive Mode)
BRGCON1 (Baud Rate Control 2) 431
BRGCON3 (Baud Rate Control 3)
BSEL0 (Buffer Select 0)
CANCON (CAN Control)
CANSTAT (CAN Status)
CCP1CON (Enhanced Capture/Compare/PWM1 Con-
trol)
CCPPRXL (CCPX Period Low Byte)
CCPTMPS (CCP Timer Select) 254, 267
CCPxCON (CCPx Control CCP2-CCP5) 253
CIOCON (CAN I/O Control)
CMSTAT (Comparator Status)
CMxCON (Comparator Control x)
COMSTAT (CAN Communication Status) 399
CONFIG1H (Configuration 1 High) 460
CONFIG1L (Configuration 1 Low)
CONFIG2H (Configuration 2 Hign)
CONFIG2L (Configuration 2 Low)
CONFIG4L (Configuration 4 Low)
CONFIG5H (Configuration 5 High)
CONFIG5L (Configuration 5 Low)
CONFIG6H (Configuration 6 High) 468
CONFIG6L (Configuration 6 Low)
CONFIG7H (Configuration 7 High)
CONFIG/L (Configuration / Low)
CTMUCONI (CTMU Control Low) 237
CTMUICON (CTMU Current Control)
CVRCON (Comparator Voltage Reference Control). 381
DEVID1 (Device ID 1)
DEVID2 (Device ID 2)471
ECANCON (Enhanced CAN Control)
ECCP1AS (ECCP1 Auto-Shutdown Control)
ECCP IDEL (EIIIanced PWW Control 1)
FECON1 (FEPROM Control 1) 131
HLVDCON (High/Low-Voltage Detect Control)
INTCON (Interrupt Control)149
INTCON2 (Interrupt Control 2)150
INTCON3 (Interrupt Control 3) 151
IOCB (Interrupt-on-Change PORTB Control)
IPR1 (Peripheral Interrupt Priority 1)
IPR3 (Peripheral Interrupt Priority 3) 164

IPR4 (Peripheral Interrupt Priority 4)	
	. 165
IPR5 (Peripheral Interrupt Priority 5) 166	436
	, 400
MDCARH (Modulation High Carrier Control)	. 203
MDCARL (Modulation Low Carrier Control)	204
	0 1
MDCON (Modulation Control Register)	. 201
MDSRC (Modulation Source Control)	202
	400
MSELU (Mask Select 0)	. 426
MSEL1 (Mask Select 1)	427
MSEL2 (Mask Select 2)	. 428
MSEL3 (Mask Select 3)	429
ODCON (Peripheral Open-Drain Control)	. 173
OSCCON (Oscillator Control)	53
OSCCON2 (Oscillator Control 2) 54	, 225
OSCTUNE (Oscillator Tuning)	55
PADCFG1 (Pad Configuration)	. 172
PIE1 (Perinheral Interrunt Enable 1)	157
	. 107
PIE2 (Peripheral Interrupt Enable 2)	. 158
PIE3 (Perinheral Interrunt Enable 3)	150
	. 100
PIE4 (Peripheral Interrupt Enable 4)	. 160
PIE5 (Perinheral Interrunt Enable 5) 161	435
	, 400
PIR1 (Peripheral Interrupt Request (Flag) 1)	. 152
PIR2 (Perinheral Interrunt Request (Flag) 2)	153
	. 100
PIR3 (Peripheral Interrupt Request (Flag) 3)	. 154
PIR4 (Perinheral Interrunt Request (Flag) 4)	155
Tiller (Teripheral Interrupt Request (Tag) +)	. 155
PIR5 (Peripheral Interrupt Request (Flag) 5) 156	6, 434
PMD0 (Perinheral Module Disable 0)	75
	75
PMD1 (Peripheral Module Disable 1)	74
PMD2 (Perinheral Module Disable 2)	73
	75
PSPCON (Parallel Slave Port Control)	. 193
PSTR1CON (Pulse Steering Control)	283
	. 205
RCON (Reset Control) 80	, 167
RCSTAx (Receive Status and Control)	335
	. 000
REFOCON (Reference Oscillator Control)	62
RXB0CON (Receive Buffer 0 Control)	406
	. 400
RXB1CON (Receive Buffer 1 Control)	. 408
RXBnDLC (Receive Buffer n Data Length Code)	411
RXBnDLC (Receive Buffer n Data Length Code)	. 411
RXBnDLC (Receive Buffer n Data Length Code) RXBnDm (Receive Buffer n Data Field Byte m)	. 411 . 411
RXBnDLC (Receive Buffer n Data Length Code) RXBnDm (Receive Buffer n Data Field Byte m) RXBnFIDH (Receive Buffer n Extended Identifier	. 411 . 411 High
RXBnDLC (Receive Buffer n Data Length Code) RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifier,	. 411 . 411 High
RXBnDLC (Receive Buffer n Data Length Code) RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifier, Byte)	. 411 . 411 High . 410
RXBnDLC (Receive Buffer n Data Length Code) RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifier, Byte) RXBnEIDL (Receive Buffer n Extended Identifier	. 411 . 411 High . 410
RXBnDLC (Receive Buffer n Data Length Code) RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifier, Byte) RXBnEIDL (Receive Buffer n Extended Identifier,	. 411 . 411 High 410 Low
RXBnDLC (Receive Buffer n Data Length Code) RXBnDm (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifier, Byte) RXBnEIDL (Receive Buffer n Extended Identifier, Byte)	. 411 . 411 High . 410 Low . 410
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier,</li> </ul>	. 411 . 411 High . 410 Low . 410 High
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier,</li> </ul>	. 411 . 411 High . 410 Low . 410 High
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> </ul>	. 411 High . 410 Low . 410 High . 409
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> </ul>	. 411 . 411 High 410 Low 410 High 409
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> </ul>	411 High 410 Low 410 High 409 Low 410
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Frror Count)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 412
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Error Count)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 412
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Error Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 412 . 425
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firther Count)</li> <li>RXFBCONn (Receive Filter Control n)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 409 Low . 410 . 412 . 425 424
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 409 Low . 410 . 412 . 425 . 424
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 409 Low . 410 . 425 . 424 Iden-
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firor Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier High Byte)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 409 Low . 410 . 425 . 424 Iden- 422
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 409 Low . 410 . 425 . 424 Iden- . 422
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Error Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 409 Low . 410 . 425 . 424 Iden- . 422 Iden-
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Filter Neutron Count)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Extended tifier, Lew Bufer).</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 409 Low . 410 . 425 . 424 Iden- . 422 Iden- . 422
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Filter Notice Control n)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 412 . 425 . 424 Iden . 422 Iden . 422
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Error Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 409 Low . 410 . 425 . 424 Iden . 422 Iden . 422 Iden
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Filter Neutron Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard tifier, Low Byte)</li> </ul>	. 411 . 411 High . 410 Low . 410 High . 409 Low . 410 . 409 . 409 . 410 . 422 Iden- . 422 Iden- . 422 Iden- . 421
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERCNT (Receive Filter Notice Control n)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier, High Byte)</li> </ul>	. 411 . 411 High 410 Low 410 High 409 Low 410 420 Iden- 422 Iden- 422 Iden- 421
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firter Count)</li> <li>RXFRCONn (Receive Filter Buffer Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> </ul>	. 411 . 411 High . 410 Low . 410 High . 409 Low . 410 . 412 . 425 Iden- . 422 Iden- . 422 Iden- . 421 Iden-
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> </ul>	. 411 . 411 High 410 Low 410 High 409 Low 410 422 Iden- 422 Iden- 422 Iden- 421 Iden- 421
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERCNT (Receive Filter n Standard Identifier, Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> </ul>	. 411 . 411 High 410 Low 410 High 409 Low 410 420 Iden- 422 Iden- 422 Iden- 421 Iden- 421
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firor Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 410 . 410 . 412 . 425 Iden- . 422 Iden- . 421 Iden- . 421
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnEIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extended Identifier Mask High Putc).</li> </ul>	. 411 . 411 High 410 Low 410 High 409 Low 410 421 Iden- 422 Iden- 421 Iden- 421 Iden- 421
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERCNT (Receive Filter n Standard Identifier, Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> </ul>	. 411 . 411 High 410 Low 410 High 409 Low 410 420 Iden- 422 Iden- 422 Iden- 421 Iden- 421 Iden- 421 Iden- 421 Iden- 421 Iden- 421 Iden- 421 Iden- 421 Iden- 421 Iden- 421 Iden- 422 Iden- 421 Iden- 421 Iden- 422 Iden- 421 Iden- 422 Iden- 421 Iden- 422 Iden- 421 Iden- 422 Iden- 421 Iden- 422 Iden- 422 Iden- 421 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 423 Iden- 422 Iden- 423 Iden-  423 Iden-  423 Iden-  423 Iden-  423 Iden-  423 Iden-  423 Iden-  423 Iden-  423 Iden-  423 Iden-  423 Iden-  423 Iden-  423 Iden- 423 Iden- 423 Iden-  423 Iden- 423 Iden-  423 Iden- 423 Iden- 423 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Id
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Filter Suffer Control n)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extended Identifier Mask, High Byte)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 412 . 425 . 424 Iden- . 422 Iden- . 421 Iden- . 421 Iden- . 421 Iden- . 421
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Filter Notation of the standard Identifier, Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extended Identifier Mask, High Byte)</li> </ul>	. 411 . 411 High 410 Low 410 High 409 Low 410 421 Iden- 422 Iden- 422 Iden- 421 Iden- 421 Iden- 421 Iden- 422 Iden- 421 Iden- 422 Iden-  422 Iden- 422 Iden-  422 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 42
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERCNT (Receive Filter n Standard Identifier, Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extended tifier Mask, High Byte)</li> </ul>	. 411 . 411 High . 410 Low . 410 High . 409 Low . 410 . 422 Iden- . 422 Iden- . 422 Iden- . 422 Iden- . 422 Iden- . 423 Iden- . 423 Iden- . 423
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifier, Byte)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Exter Identifier Mask, High Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Exter Identifier Mask, Low Byte)</li> <li>RXMnSIDH (Receive Acceptance Mask n Star</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 425 . 424 Iden- . 422 Iden- . 422 Iden- . 421 Iden- . 421 Iden- Iden- . 421 Iden- . 421 Iden- . 421 Iden- Iden- . 421 Iden-
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Filter n Standard Identifier, Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extended Identifier Mask, High Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Extended Identifier Mask, Low Byte)</li> <li>RXMnSIDH (Receive Acceptance Mask n Stan Identifier Mask Low Byte)</li> </ul>	. 411 . 411 High 410 Low 410 High 409 Low 410 421 Iden- 422 Iden- 422 Iden- 422 Iden- 422 Iden- 423 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden-  433 Iden-  433 Iden-  433 Iden- 433 Iden- 433 Iden-  433 Iden- 433 Iden-  433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Iden- 433 Id
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERCNT (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERCNT (Receive Firter Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extended Identifier Mask, High Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Extended Identifier Mask, Low Byte)</li> <li>RXMnSIDH (Receive Acceptance Mask n Stan Identifier Mask, High Byte)</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 410 . 421 Iden- . 422 Iden- . 422 Iden- . 422 Iden- . 421 Iden- . 422 Iden- . 423 inded . 423 inded . 423 inded . 423
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Filter Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDL (Receive Acceptance Kask n Extended tifier Filter, Low Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Extended tifier Filter, Low Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Extended tifier Mask, High Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Extended Identifier Mask, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Extended Identifier Mask, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Standard</li> </ul>	. 411 High . 410 Low . 410 High . 409 Low . 410 . 425 . 424 Iden- . 422 Iden- . 422 Iden- . 422 Iden- . 422 Iden- . 422 Iden- . 422 Iden- . 421 Iden- . 422 Iden- . 423 Iden- . 433 Iden- . 433 Iden- . 433 Iden- / 433 Iden- / 433 Iden- / 433 Iden- / 433
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERCNT (Receive Filter Notation of the standard Identifier, Byte)</li> <li>RXFBCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnEIDL (Receive Acceptance Filter n Standard tifier, Low Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extended Identifier Mask, High Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> </ul>	. 411 . 411 High . 410 Low . 410 High . 409 Low . 410 . 422 Iden- . 422 Iden- 42
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Firor Count)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFRCONn (Receive Filter Control n)</li> <li>RXFRCONn (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnEIDH (Receive Acceptance Mask n Extended tifier Mask, High Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> </ul>	. 411 . 411 High . 410 Low . 410 High . 409 Low . 410 . 412 . 425 Iden- . 422 Iden- . 421 Iden- . 421 Iden- . 421 Iden- . 421 Iden- . 421 Iden- . 423 Iden- . 423
<ul> <li>RXBnDLC (Receive Buffer n Data Length Code)</li> <li>RXBnDm (Receive Buffer n Data Field Byte m)</li> <li>RXBnEIDH (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Extended Identifier, Byte)</li> <li>RXBnSIDH (Receive Buffer n Standard Identifier, Byte)</li> <li>RXBnSIDL (Receive Buffer n Standard Identifier, Byte)</li> <li>RXERRCNT (Receive Buffer n Standard Identifier, Byte)</li> <li>RXFBCONn (Receive Filter Buffer Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFCONn (Receive Filter Control n)</li> <li>RXFnEIDH (Receive Acceptance Filter n Extended tifier, High Byte)</li> <li>RXFnSIDH (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, High Byte)</li> <li>RXFnSIDL (Receive Acceptance Filter n Standard tifier Filter, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Extended tifier Filter, Low Byte)</li> <li>RXMnEIDL (Receive Acceptance Mask n Extended tifier Filter, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Extended tifier Mask, High Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Extended Identifier Mask, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> <li>RXMNSIDL (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> <li>RXMnSIDL (Receive Acceptance Mask n Standard tifier Mask, Low Byte)</li> </ul>	. 411 . 411 High 410 Low 410 High 409 Low 410 425 424 Iden- 422 Iden- 421 Iden- 422 Iden- 422 Iden- 422 Iden- 423 Iden- 424 Iden- 423 Iden- 424 Iden-  424 Iden- 424 Iden-  424 Iden-  424 Iden-  424 Iden- 424 Iden- 424 Iden- 424 Iden- 424 Iden- 424 Iden- 424 Iden- 424 Iden- 424 Iden- 424 Id