



Welcome to [E-XFL.COM](http://E-XFL.COM)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"


### Details

|                            |                                                                                                                                                                                     |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Not For New Designs                                                                                                                                                                 |
| Core Processor             | SH2A                                                                                                                                                                                |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                                  |
| Speed                      | 100MHz                                                                                                                                                                              |
| Connectivity               | I <sup>2</sup> C, SCI, SSU, USB                                                                                                                                                     |
| Peripherals                | DMA, PWM, WDT                                                                                                                                                                       |
| Number of I/O              | 91                                                                                                                                                                                  |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                                   |
| RAM Size                   | 24K x 8                                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                                           |
| Data Converters            | A/D 8x12b                                                                                                                                                                           |
| Oscillator Type            | External                                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                                       |
| Package / Case             | 144-LQFP                                                                                                                                                                            |
| Supplier Device Package    | 144-LFQFP (20x20)                                                                                                                                                                   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f72855d100fp-u2">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f72855d100fp-u2</a> |

|                                             |                                                                                                                             |     |
|---------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|-----|
| 3.3.1                                       | Mode 0 (MCU Extension Mode 0) .....                                                                                         | 64  |
| 3.3.2                                       | Mode 1 (MCU Extension Mode 1) .....                                                                                         | 64  |
| 3.3.3                                       | Mode 2 (MCU Extension Mode 2) .....                                                                                         | 64  |
| 3.3.4                                       | Mode 3 (Single Chip Mode) .....                                                                                             | 64  |
| 3.4                                         | Address Map .....                                                                                                           | 65  |
| 3.5                                         | Initial State in This LSI .....                                                                                             | 72  |
| 3.6                                         | Note on Changing Operating Mode .....                                                                                       | 72  |
| Section 4 Clock Pulse Generator (CPG) ..... |                                                                                                                             | 73  |
| 4.1                                         | Features .....                                                                                                              | 73  |
| 4.2                                         | Input/Output Pins .....                                                                                                     | 77  |
| 4.3                                         | Clock Operating Modes .....                                                                                                 | 78  |
| 4.4                                         | Register Descriptions .....                                                                                                 | 81  |
| 4.4.1                                       | Frequency Control Register (FRQCR) .....                                                                                    | 81  |
| 4.4.2                                       | MTU2S Clock Frequency Control Register (MCLKCR) .....                                                                       | 84  |
| 4.4.3                                       | AD Clock Frequency Control Register (ACLKCR) .....                                                                          | 85  |
| 4.4.4                                       | Oscillation Stop Detection Control Register (OSCCR) .....                                                                   | 86  |
| 4.5                                         | Changing the Frequency .....                                                                                                | 87  |
| 4.6                                         | Oscillator .....                                                                                                            | 88  |
| 4.6.1                                       | Connecting Crystal Resonator .....                                                                                          | 88  |
| 4.6.2                                       | External Clock Input Method .....                                                                                           | 89  |
| 4.7                                         | Oscillation Stop Detection .....                                                                                            | 90  |
| 4.8                                         | USB Operating Clock (48 MHz) .....                                                                                          | 91  |
| 4.8.1                                       | Connecting a Ceramic Resonator .....                                                                                        | 91  |
| 4.8.2                                       | Input of an External 48-MHz Clock Signal .....                                                                              | 92  |
| 4.8.3                                       | Handling of pins when a Ceramic Resonator is not Connected<br>(the Internal CPG is Selected or the USB is Not in Use) ..... | 93  |
| 4.9                                         | Notes on Board Design .....                                                                                                 | 94  |
| 4.9.1                                       | Note on Using an External Crystal Resonator .....                                                                           | 94  |
| Section 5 Exception Handling .....          |                                                                                                                             | 95  |
| 5.1                                         | Overview .....                                                                                                              | 95  |
| 5.1.1                                       | Types of Exception Handling and Priority .....                                                                              | 95  |
| 5.1.2                                       | Exception Handling Operations .....                                                                                         | 97  |
| 5.1.3                                       | Exception Handling Vector Table .....                                                                                       | 99  |
| 5.2                                         | Resets .....                                                                                                                | 101 |
| 5.2.1                                       | Types of Reset .....                                                                                                        | 101 |
| 5.2.2                                       | Power-On Reset .....                                                                                                        | 102 |
| 5.2.3                                       | Manual Reset .....                                                                                                          | 104 |
| 5.3                                         | Address Errors .....                                                                                                        | 105 |

|         |                                                                              |     |
|---------|------------------------------------------------------------------------------|-----|
| 11.3.32 | Timer Waveform Control Register (TWCR) .....                                 | 527 |
| 11.3.33 | Bus Master Interface .....                                                   | 529 |
| 11.4    | Operation .....                                                              | 530 |
| 11.4.1  | Basic Functions.....                                                         | 530 |
| 11.4.2  | Synchronous Operation.....                                                   | 536 |
| 11.4.3  | Buffer Operation.....                                                        | 538 |
| 11.4.4  | Cascaded Operation .....                                                     | 542 |
| 11.4.5  | PWM Modes .....                                                              | 547 |
| 11.4.6  | Phase Counting Mode.....                                                     | 552 |
| 11.4.7  | Reset-Synchronized PWM Mode.....                                             | 559 |
| 11.4.8  | Complementary PWM Mode.....                                                  | 562 |
| 11.4.9  | A/D Converter Start Request Delaying Function.....                           | 608 |
| 11.4.10 | MTU2-MTU2S Synchronous Operation.....                                        | 613 |
| 11.4.11 | External Pulse Width Measurement.....                                        | 619 |
| 11.4.12 | Dead Time Compensation.....                                                  | 620 |
| 11.4.13 | TCNT Capture at Crest and/or Trough in Complementary PWM Operation ...       | 623 |
| 11.5    | Interrupt Sources.....                                                       | 624 |
| 11.5.1  | Interrupt Sources and Priorities.....                                        | 624 |
| 11.5.2  | DMAC and DTC Activation .....                                                | 626 |
| 11.5.3  | A/D Converter Activation.....                                                | 627 |
| 11.6    | Operation Timing.....                                                        | 629 |
| 11.6.1  | Input/Output Timing .....                                                    | 629 |
| 11.6.2  | Interrupt Signal Timing.....                                                 | 636 |
| 11.7    | Usage Notes .....                                                            | 642 |
| 11.7.1  | Module Standby Mode Setting .....                                            | 642 |
| 11.7.2  | Input Clock Restrictions .....                                               | 642 |
| 11.7.3  | Caution on Period Setting .....                                              | 643 |
| 11.7.4  | Contention between TCNT Write and Clear Operations.....                      | 643 |
| 11.7.5  | Contention between TCNT Write and Increment Operations.....                  | 644 |
| 11.7.6  | Contention between TGR Write and Compare Match.....                          | 645 |
| 11.7.7  | Contention between Buffer Register Write and Compare Match .....             | 646 |
| 11.7.8  | Contention between Buffer Register Write and TCNT Clear .....                | 647 |
| 11.7.9  | Contention between TGR Read and Input Capture.....                           | 648 |
| 11.7.10 | Contention between TGR Write and Input Capture.....                          | 649 |
| 11.7.11 | Contention between Buffer Register Write and Input Capture .....             | 650 |
| 11.7.12 | TCNT2 Write and Overflow/Underflow Contention in Cascade<br>Connection ..... | 650 |
| 11.7.13 | Counter Value during Complementary PWM Mode Stop .....                       | 652 |
| 11.7.14 | Buffer Operation Setting in Complementary PWM Mode .....                     | 652 |
| 11.7.15 | Reset Sync PWM Mode Buffer Operation and Compare Match Flag .....            | 653 |

| Items                          | Specification                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Data transfer controller (DTC) | <ul style="list-style-type: none"> <li>• Data transfer activated by an on-chip peripheral module interrupt can be done independently of the CPU transfer.</li> <li>• Transfer mode selectable for each interrupt source (transfer mode is specified in memory)</li> <li>• Multiple data transfer enabled for one activation source</li> <li>• Various transfer modes<br/>Normal mode, repeat mode, or block transfer mode can be selected.</li> <li>• Data transfer size can be specified as byte, word, or longword</li> <li>• The interrupt that activated the DTC can be issued to the CPU.<br/>A CPU interrupt can be requested after one data transfer completion.</li> <li>• A CPU interrupt can be requested after all specified data transfer completion.</li> </ul> |
| Clock pulse generator (CPG)    | <ul style="list-style-type: none"> <li>• Clock mode: Input clock can be selected from external input (EXTAL) or crystal resonator</li> <li>• Input clock can be multiplied by 8 (max.) by the internal PLL circuit</li> <li>• Five types of clocks generated: <ul style="list-style-type: none"> <li>— CPU clock: Maximum 100 MHz</li> <li>— Bus clock: Maximum 50 MHz</li> <li>— Peripheral clock: Maximum 50 MHz</li> <li>— Timer clock: Maximum 100 MHz</li> <li>— AD clock: Maximum 50 MHz</li> </ul> </li> </ul>                                                                                                                                                                                                                                                        |
| Watchdog timer (WDT)           | <ul style="list-style-type: none"> <li>• On-chip one-channel watchdog timer</li> <li>• A counter overflow can reset the LSI</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Power-down modes               | <ul style="list-style-type: none"> <li>• Three power-down modes provided to reduce the current consumption in this LSI <ul style="list-style-type: none"> <li>— Sleep mode</li> <li>— Software standby mode</li> <li>— Module standby mode</li> </ul> </li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |








Figure 3.6 SH7243F (256 KB) Address Map for Each Operating Mode



**Figure 6.7 Example of Pipeline Operation when Interrupt is Accepted during RESBANK Instruction Execution (Register Banking without Register Bank Overflow)**




**Figure 6.8 Example of Pipeline Operation when IRQ Interrupt is Accepted (Register Banking with Register Bank Overflow)**

**Table 9.2 Address Map in On-Chip ROM-Enabled Mode**

| Address                    | Space       | Memory to be Connected                                                             | Size                                                                     |
|----------------------------|-------------|------------------------------------------------------------------------------------|--------------------------------------------------------------------------|
| H'0000 0000 to H'000F FFFF | On-chip ROM | On-chip ROM                                                                        | 256 Kbytes<br>(SH7243)<br>768 Kbytes<br>(SH7285)<br>1 Mbytes<br>(SH7286) |
| H'0070 0000 to H'01FF FFFF | Other       | Reserved area                                                                      | —                                                                        |
| H'0200 0000 to H'03FF FFFF | CS0         | Normal space, SRAM with byte selection,<br>burst ROM (asynchronous or synchronous) | 32 Mbytes                                                                |
| H'0400 0000 to H'07FF FFFF | CS1         | Normal space, SRAM with byte selection                                             | 64 Mbytes                                                                |
| H'0800 0000 to H'0BFF FFFF | CS2         | Normal space, SRAM with byte selection,<br>SDRAM                                   | 64 Mbytes                                                                |
| H'0C00 0000 to H'0FFF FFFF | CS3         | Normal space, SRAM with byte selection,<br>SDRAM                                   | 64 Mbytes                                                                |
| H'1000 0000 to H'13FF FFFF | CS4         | Normal space, SRAM with byte selection,<br>burst ROM (asynchronous)                | 64 Mbytes                                                                |
| H'1400 0000 to H'17FF FFFF | CS5         | Normal space, SRAM with byte selection,<br>MPX-I/O                                 | 64 Mbytes                                                                |
| H'1800 0000 to H'1BFF FFFF | CS6         | Normal space, SRAM with byte selection                                             | 64 Mbytes                                                                |
| H'1C00 0000 to H'1FFF FFFF | CS7         | Normal space, SRAM with byte selection                                             | 64 Mbytes                                                                |
| H'2000 0000 to H'FFF7 FFFF | Other       | Reserved area                                                                      | —                                                                        |
| H'FFF8 0000 to H'FFFB FFFF | Other       | On-chip RAM, reserved area*                                                        | —                                                                        |
| H'FFFC 0000 to H'FFFF FFFF | Other       | On-chip peripheral modules, reserved area*                                         | —                                                                        |


Note: \* For the on-chip RAM space, access the addresses shown in section 27, On-Chip RAM. For the on-chip peripheral module space, access the addresses shown in section 30, List of Registers. Do not access addresses which are not described in these sections. Otherwise, the correct operation cannot be guaranteed.





**Figure 9.24 Burst Read Timing (Bank Active, Different Row Addresses in the Same Bank, CAS Latency 1)**

In the above conditions, a total of four conditions, that is, condition (1) or (2) (either one is effective), condition (3) or (4) (either one is effective), a set of conditions (5) to (7) (these are generated successively, and therefore the sum of them should be taken as one set of idle cycles), and condition (8) are generated at the same time. The maximum number of idle cycles among these four conditions becomes the number of idle cycles on the external bus. To ensure the minimum idle cycles, be sure to make register settings for condition (1) or (2).



Note: A total of four conditions (condition [1] or [2], condition [3] or [4], a set of conditions [5] to [7], and condition [8]) generate idle cycle at the same time. Accordingly, the maximum number of cycles among these four conditions become the number of idle cycles.

**Figure 9.41 Idle Cycle Conditions**

### 10.4.4 DMA Transfer Types

DMA transfer has two types: single address mode transfer and dual address mode transfer. They depend on the number of bus cycles of access to the transfer source and destination. A data transfer timing depends on the bus mode, which is cycle steal mode or burst mode. The DMAC supports the transfers shown in table 10.9.

**Table 10.9 Supported DMA Transfers**

| Transfer Source               | Transfer Destination      |                 |                               |                           |                |
|-------------------------------|---------------------------|-----------------|-------------------------------|---------------------------|----------------|
|                               | External Device with DACK | External Memory | Memory-Mapped External Device | On-Chip Peripheral Module | On-Chip Memory |
| External device with DACK     | Not available             | Dual, single    | Dual, single                  | Not available             | Not available  |
| External memory               | Dual, single              | Dual            | Dual                          | Dual                      | Dual           |
| Memory-mapped external device | Dual, single              | Dual            | Dual                          | Dual                      | Dual           |
| On-chip peripheral module     | Not available             | Dual            | Dual                          | Dual                      | Dual           |
| On-chip memory                | Not available             | Dual            | Dual                          | Dual                      | Dual           |

Notes: 1. Dual: Dual address mode  
 2. Single: Single address mode  
 3. 16-byte transfer is available only for on-chip peripheral modules that support longword access.

- TSR2\_0

|                |   |   |   |   |   |   |                     |                     |
|----------------|---|---|---|---|---|---|---------------------|---------------------|
| Bit:           | 7 | 6 | 5 | 4 | 3 | 2 | 1                   | 0                   |
|                | - | - | - | - | - | - | TGFF                | TGFE                |
| Initial value: | 1 | 1 | 0 | 0 | 0 | 0 | 0                   | 0                   |
| R/W:           | R | R | R | R | R | R | R/(W)* <sup>1</sup> | R/(W)* <sup>1</sup> |

Note: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.


| Bit    | Bit Name | Initial Value | R/W                 | Description                                                                                                                                                                                                                                                                                                                                                                                    |
|--------|----------|---------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7, 6   | —        | All 1         | R                   | Reserved<br>These bits are always read as 1. The write value should always be 1.                                                                                                                                                                                                                                                                                                               |
| 5 to 2 | —        | All 0         | R                   | Reserved<br>These bits are always read as 0. The write value should always be 0.                                                                                                                                                                                                                                                                                                               |
| 1      | TGFF     | 0             | R/(W)* <sup>1</sup> | Compare Match Flag F<br>Status flag that indicates the occurrence of compare match between TCNT_0 and TGRF_0.<br>[Clearing condition] <ul style="list-style-type: none"> <li>When 0 is written to TGFF after reading TGFF = 1*<sup>2</sup></li> </ul> [Setting condition] <ul style="list-style-type: none"> <li>When TCNT_0 = TGRF_0 and TGRF_0 is functioning as compare register</li> </ul> |
| 0      | TGFE     | 0             | R/(W)* <sup>1</sup> | Compare Match Flag E<br>Status flag that indicates the occurrence of compare match between TCNT_0 and TGRE_0.<br>[Clearing condition] <ul style="list-style-type: none"> <li>When 0 is written to TGFE after reading TGFE = 1*<sup>2</sup></li> </ul> [Setting condition] <ul style="list-style-type: none"> <li>When TCNT_0 = TGRE_0 and TGRE_0 is functioning as compare register</li> </ul> |

Notes: 1. Writing 0 to this bit after reading it as 1 clears the flag and is the only allowed way.

2. After reading 1 when the next flag set is generated before writing 0, the flag will not be cleared by writing 0. Read 1 again and write 0 in this case.

## (21) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Normal Mode

Figure 11.159 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in normal mode after re-setting.



**Figure 11.159 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode**

1. After a reset, MTU2 output is low and ports are in the high-impedance state.
2. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
3. Set complementary PWM.
4. Enable channel 3 and 4 output with TOER.
5. Set MTU2 output with the PFC.
6. The count operation is started by TSTR.
7. The complementary PWM waveform is output on compare-match occurrence.
8. An error occurs.
9. Set port output with the PFC and output the inverse of the active level.
10. The count operation is stopped by TSTR. (MTU2 output becomes the complementary PWM output initial value.)
11. Set normal mode. (MTU2 output goes low.)
12. Initialize the pins with TIOR.
13. Set MTU2 output with the PFC.
14. Operation is restarted by TSTR.

## 16.7 Usage Notes

### 16.7.1 SCTDR Writing and TDRE Flag

The TDRE flag in the serial status register (SCSSR) is a status flag indicating transferring of transmit data from SCTDR into SCTSR. The SCI sets the TDRE flag to 1 when it transfers data from SCTDR to SCTSR.

Data can be written to SCTDR regardless of the TDRE bit status.

If new data is written in SCTDR when TDRE is 0, however, the old data stored in SCTDR will be lost because the data has not yet been transferred to SCTSR. Before writing transmit data to SCTDR, be sure to check that the TDRE flag is set to 1.

### 16.7.2 Multiple Receive Error Occurrence

If multiple receive errors occur at the same time, the status flags in SCSSR are set as shown in table 16.18. When an overrun error occurs, data is not transferred from the receive shift register (SCRSR) to the receive data register (SCRDR) and the received data will be lost.

**Table 16.18 SCSSR Status Flag Values and Transfer of Received Data**

| Receive Errors Generated                     | SCSSR Status Flags |      |     |     | Receive Data Transfer from SCRSR to SCRDR |
|----------------------------------------------|--------------------|------|-----|-----|-------------------------------------------|
|                                              | RDRF               | ORER | FER | PER |                                           |
| Overrun error                                | 1                  | 1    | 0   | 0   | Not transferred                           |
| Framing error                                | 0                  | 0    | 1   | 0   | Transferred                               |
| Parity error                                 | 0                  | 0    | 0   | 1   | Transferred                               |
| Overrun error + framing error                | 1                  | 1    | 1   | 0   | Not transferred                           |
| Overrun error + parity error                 | 1                  | 1    | 0   | 1   | Not transferred                           |
| Framing error + parity error                 | 0                  | 0    | 1   | 1   | Transferred                               |
| Overrun error + framing error + parity error | 1                  | 1    | 1   | 1   | Not transferred                           |

| Bit  | Bit Name | Initial Value | R/W | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|------|----------|---------------|-----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3    | STOP     | 0             | R/W | <p>Stop Bit Length</p> <p>Selects one or two bits as the stop bit length in asynchronous mode. This setting is used only in asynchronous mode. It is ignored in clocked synchronous mode because no stop bits are added.</p> <p>When receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit, but if the second stop bit is 0, it is treated as the start bit of the next incoming character.</p> <p>0: One stop bit<br/>When transmitting, a single 1-bit is added at the end of each transmitted character.</p> <p>1: Two stop bits<br/>When transmitting, two 1 bits are added at the end of each transmitted character.</p> |
| 2    | —        | 0             | R   | <p>Reserved</p> <p>This bit is always read as 0. The write value should always be 0.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 1, 0 | CKS[1:0] | 00            | R/W | <p>Clock Select</p> <p>Select the internal clock source of the on-chip baud rate generator. For further information on the clock source, bit rate register settings, and baud rate, see section 17.3.8, Bit Rate Register (SCBRR).</p> <p>00: <math>P\phi</math><br/> 01: <math>P\phi/4</math><br/> 10: <math>P\phi/16</math><br/> 11: <math>P\phi/64</math></p> <p>Note: <math>P\phi</math>: Peripheral clock</p>                                                                                                                                                                                                                                                                                                  |

## 22.2 Architecture

The RCAN-ET device offers a flexible and sophisticated way to organise and control CAN frames, providing the compliance to CAN2.0B Active and ISO-11898-1. The module is formed from 5 different functional entities. These are the Micro Processor Interface (MPI), Mailbox, Mailbox Control and CAN Interface. The figure below shows the block diagram of the RCAN-ET Module. The bus interface timing is designed according to the peripheral bus I/F required for each product.




Figure 22.1 RCAN-ET Architecture



**EXT\_LAFM[17:0]** — Filter mask bits for the CAN Extended identifier [17:0] bits.

| <b>EXT_LAFM[17:0]</b> | <b>Description</b>                        |
|-----------------------|-------------------------------------------|
| 0                     | Corresponding EXT_ID bit is cared         |
| 1                     | Corresponding EXT_ID bit is "don't cared" |

**IDE\_LAFM** — Filter mask bit for the CAN IDE bit.

| <b>IDE_LAFM</b> | <b>Description</b>                        |
|-----------------|-------------------------------------------|
| 0               | Corresponding IDE_ID bit is cared         |
| 1               | Corresponding IDE_ID bit is "don't cared" |

### (3) Message Data Fields

Storage for the CAN message data that is transmitted or received. MSG\_DATA[0] corresponds to the first data byte that is transmitted or received. The bit order on the CAN bus is bit 7 through to bit 0.

- Port C Control Register L1 (PCCRL1)

|                |    |            |     |     |    |            |     |     |   |            |     |     |   |            |     |     |
|----------------|----|------------|-----|-----|----|------------|-----|-----|---|------------|-----|-----|---|------------|-----|-----|
| Bit:           | 15 | 14         | 13  | 12  | 11 | 10         | 9   | 8   | 7 | 6          | 5   | 4   | 3 | 2          | 1   | 0   |
|                | -  | PC3MD[2:0] |     |     | -  | PC2MD[2:0] |     |     | - | PC1MD[2:0] |     |     | - | PC0MD[2:0] |     |     |
| Initial value: | 0  | 0          | 0   | 0*  | 0  | 0          | 0   | 0*  | 0 | 0          | 0   | 0*  | 0 | 0          | 0   | 0*  |
| R/W:           | R  | R/W        | R/W | R/W | R  | R/W        | R/W | R/W | R | R/W        | R/W | R/W | R | R/W        | R/W | R/W |

Note: \* The initial value is 1 during the on-chip ROM disabled external extension mode.

| Bit      | Bit Name   | Initial Value | R/W | Description                                                                                                                                                                                                                                                         |
|----------|------------|---------------|-----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15       | —          | 0             | R   | Reserved<br>This bit is always read as 0. The write value should always be 0.                                                                                                                                                                                       |
| 14 to 12 | PC3MD[2:0] | 000*          | R/W | PC3 Mode<br>Select the function of the PC3/A3 pin.<br>000: PC3 I/O (port)<br>001: A3 output (BSC)<br>010: Setting prohibited<br>011: Setting prohibited<br>100: Setting prohibited<br>101: Setting prohibited<br>110: Setting prohibited<br>111: Setting prohibited |
| 11       | —          | 0             | R   | Reserved<br>This bit is always read as 0. The write value should always be 0.                                                                                                                                                                                       |
| 10 to 8  | PC2MD[2:0] | 000*          | R/W | PC2 Mode<br>Select the function of the PC2/A2 pin.<br>000: PC2 I/O (port)<br>001: A2 output (BSC)<br>010: Setting prohibited<br>011: Setting prohibited<br>100: Setting prohibited<br>101: Setting prohibited<br>110: Setting prohibited<br>111: Setting prohibited |

- Area (1 byte):  
H'00: User boot MAT  
H'01: User MAT  
An incorrect area specification will produce an address error.
- Address where reading starts (4 bytes)
- Amount to read (4 bytes): The amount of data to be read
- SUM (1 byte): Checksum

|          |      |                |  |  |  |  |  |  |
|----------|------|----------------|--|--|--|--|--|--|
| Response | H'52 | Amount to read |  |  |  |  |  |  |
|          | Data | ...            |  |  |  |  |  |  |
|          | SUM  |                |  |  |  |  |  |  |

- Response H'52 (1 byte): Response to the memory read command
- Amount to read (4 bytes): The amount to read as specified in the memory read command
- Data (n bytes): The specified amount of data read out from the specified address
- SUM (1 byte): Checksum

|                   |      |       |
|-------------------|------|-------|
| Error<br>response | H'D2 | ERROR |
|-------------------|------|-------|

- Error response H'D2 (1 byte): Error response to memory read command
- ERROR (1 byte): Error code  
H'11: Sum-check error  
H'2A: Address error (the address specified for reading is beyond the range of the MAT)  
H'2B: Size error (the specified amount is greater than the size of the MAT,  
the last address for reading as calculated from the specified address for the start of reading and  
the amount to read is beyond the MAT area, or "0" was specified as the amount to read)

**(d) Sum Checking of the User Boot MAT**

In response to the command for sum checking of the user boot MAT, the boot program adds all bytes of data in the user boot MAT and returns the result.

Command

H'4A

- Command H'4A (1 byte): Sum checking of the user boot MAT

Response

H'5A

Size

Checksum for the MAT

SUM

- Response H'5A (1 byte): Response to sum checking of the user boot MAT
- Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4)
- Checksum for the MAT (4 bytes): Result of checksum calculation for the user boot MAT: the total of all data in the MAT, in byte units.
- SUM (1 byte): Checksum (for the transmitted data)

**(e) Sum Checking of the User MAT**

In response to the command for sum checking of the user MAT, the boot program adds all bytes of data in the user MAT and returns the result.

Command

H'4B

- Command H'4B (1 byte): Sum checking of the user MAT

Response

H'5B

Size

Checksum for the MAT

SUM

- Response H'5B (1 byte): Response to sum checking of the user MAT
- Size (1 byte): The number of characters in the checksum for the MAT (fixed at 4)
- Checksum for the MAT (4 bytes): Result of checksum calculation for the user MAT: the total of all data in the MAT, in byte units.
- SUM (1 byte): Checksum (for the transmitted data)

| Module Name | Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-------------|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| DTC         | DTCVBR                |                |                |                |                |                |                |               |               |
|             |                       |                |                |                |                |                |                |               |               |
|             |                       |                |                |                |                | —              | —              | —             | —             |
|             |                       | —              | —              | —              | —              | —              | —              | —             | —             |
| BSC         | CMNCR                 | —              | —              | —              | —              | —              | —              | —             | —             |
|             |                       | —              | —              | —              | —              | —              | —              | —             | —             |
|             |                       | —              | —              | —              | —              | BLOCK          | DPRTY[1:0]     |               | DMAIW[2]      |
|             |                       | DMAIW[1:0]     |                | DMAIWA         | —              | —              | HIZCKIO        | HIZMEM        | HIZCNT        |
|             | CS0BCR                | —              | IWW[2:0]       |                |                | IWRWD[2:0]     |                |               | IWRWS[2]      |
|             |                       | IWRWS[1:0]     |                | IWRRD[2:0]     |                |                | IWRRS[2:0]     |               |               |
|             |                       | —              | TYPE[2:0]      |                |                | ENDIAN         | BSZ[1:0]       |               | —             |
|             |                       | —              | —              | —              | —              | —              | —              | —             | —             |
|             | CS1BCR                | —              | IWW[2:0]       |                |                | IWRWD[2:0]     |                |               | IWRWS[2]      |
|             |                       | IWRWS[1:0]     |                | IWRRD[2:0]     |                |                | IWRRS[2:0]     |               |               |
|             |                       | —              | TYPE[2:0]      |                |                | ENDIAN         | BSZ[1:0]       |               | —             |
|             |                       | —              | —              | —              | —              | —              | —              | —             | —             |
|             | CS2BCR                | —              | IWW[2:0]       |                |                | IWRWD[2:0]     |                |               | IWRWS[2]      |
|             |                       | IWRWS[1:0]     |                | IWRRD[2:0]     |                |                | IWRRS[2:0]     |               |               |
|             |                       | —              | TYPE[2:0]      |                |                | ENDIAN         | BSZ[1:0]       |               | —             |
|             |                       | —              | —              | —              | —              | —              | —              | —             | —             |
|             | CS3BCR                | —              | IWW[2:0]       |                |                | IWRWD[2:0]     |                |               | IWRWS[2]      |
|             |                       | IWRWS[1:0]     |                | IWRRD[2:0]     |                |                | IWRRS[2:0]     |               |               |
|             |                       | —              | TYPE[2:0]      |                |                | ENDIAN         | BSZ[1:0]       |               | —             |
|             |                       | —              | —              | —              | —              | —              | —              | —             | —             |
|             | CS4BCR                | —              | IWW[2:0]       |                |                | IWRWD[2:0]     |                |               | IWRWS[2]      |
|             |                       | IWRWS[1:0]     |                | IWRRD[2:0]     |                |                | IWRRS[2:0]     |               |               |
|             |                       | —              | TYPE[2:0]      |                |                | ENDIAN         | BSZ[1:0]       |               | —             |
|             |                       |                |                |                |                |                |                |               |               |
|             | CS5BCR                | —              | IWW[2:0]       |                |                | IWRWD[2:0]     |                |               | IWRWS[2]      |
|             |                       | IWRWS[1:0]     |                | IWRRD[2:0]     |                |                | IWRRS[2:0]     |               |               |
|             |                       | —              | TYPE[2:0]      |                |                | ENDIAN         | BSZ[1:0]       |               | —             |
|             |                       |                |                |                |                |                |                |               |               |
|             | CS6BCR                | —              | IWW[2:0]       |                |                | IWRWD[2:0]     |                |               | IWRWS[2]      |
|             |                       | IWRWS[1:0]     |                | IWRRD[2:0]     |                |                | IWRRS[2:0]     |               |               |
|             |                       | —              | TYPE[2:0]      |                |                | ENDIAN         | BSZ[1:0]       |               | —             |
|             |                       | —              | —              | —              | —              | —              | —              | —             | —             |