E·XF Renesas Electronics America Inc - <u>R5F72865N100FA#U2 Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	SH2A
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, I ² C, SCI, SSU, USB
Peripherals	DMA, PWM, WDT
Number of I/O	101
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12x12b, 2x8b
Oscillator Type	External
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LFQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f72865n100fa-u2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The table below shows the format of instruction codes, operation, and execution states. They are described by using this format according to their classification.

Inst	ruction	Instr	uction Code	Op	ber	ation	Execution States	T Bit
Indica	ated by mnemonic.	Indicated in MSB \leftrightarrow LSB order.			icat erati	es summary of ion.	Value when no wait states are inserted.*1	Value of T bit after instruction is executed.
[Legend]		[Legen	d]	[Le	gen	ıd]		Explanation of Symbols
Rm:	Source register	mmmn	n: Source register	ightarrow,	←:	Transfer direction		—: No change
Rn:	Destination register	nnnn: l	Destination register	(xx)):	Memory operand		
imm:	Immediate data	0000	: R1	M/C)/T:	Flag bits in SR		
disp:	Displacement*2	·····		&: Logical AND of each bi		ogical AND of each bit		
		1111	: R15	l:	Lo	ogical OR of each bit		
		IIII:	Immediate data	^:	E	xclusive logical OR of		
		dddd:	Displacement		ea	ach bit		
				~:	Lo	ogical NOT of each bit		
				< <n: left="" n-bit="" shift<="" td=""><td></td><td></td></n:>				
				>>r	n: I	n-bit right shift		

Notes: 1. Instruction execution cycles: The execution cycles shown in the table are minimums. In practice, the number of instruction execution states will be increased in cases such as the following:

- a. When there is a conflict between an instruction fetch and a data access
- b. When the destination register of a load instruction (memory \rightarrow register) is the same as the register used by the next instruction.
- 2. Depending on the operand size, displacement is scaled by ×1, ×2, or ×4. For details, refer to the SH-2A, SH2A-FPU Software Manual.

2.4.5 Shift Instructions

Table 2.14 Shift Instructions

				Execu-		Compatibility			
				tion		SH2,			
Instructio	on	Instruction Code	Operation	Cycles	T Bit	SH2E	SH4	SH-2A	
ROTL	Rn	0100nnnn00000100	$T \gets Rn \gets MSB$	1	MSB	Yes	Yes	Yes	
ROTR	Rn	0100nnnn00000101	$LSB \to Rn \to T$	1	LSB	Yes	Yes	Yes	
ROTCL	Rn	0100nnnn00100100	$T \gets Rn \gets T$	1	MSB	Yes	Yes	Yes	
ROTCR	Rn	0100nnnn00100101	$T \to Rn \to T$	1	LSB	Yes	Yes	Yes	
SHAD	Rm,Rn	0100nnnnmmm1100	$\label{eq:when Rm} \begin{array}{l} When Rm \geq 0, \mbox{ Rn } << \mbox{ Rm } \rightarrow \mbox{ Rn } \\ When Rm < 0, \mbox{ Rn } >> \mbox{ IRm } \rightarrow \\ [MSB \rightarrow \mbox{ Rn}] \end{array}$	1	_		Yes	Yes	
SHAL	Rn	0100nnnn00100000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes	
SHAR	Rn	0100nnnn00100001	$\text{MSB} \rightarrow \text{Rn} \rightarrow \text{T}$	1	LSB	Yes	Yes	Yes	
SHLD	Rm,Rn	0100nnnnmmm1101	$\label{eq:when Rm and Rn} \begin{split} & When \ Rm \geq 0, \ Rn << Rm \rightarrow Rn \\ & When \ Rm < 0, \ Rn >> Rm \rightarrow \\ & [0 \rightarrow Rn] \end{split}$	1			Yes	Yes	
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1	MSB	Yes	Yes	Yes	
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1	LSB	Yes	Yes	Yes	
SHLL2	Rn	0100nnnn00001000	$Rn \ll 2 \rightarrow Rn$	1	_	Yes	Yes	Yes	
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	—	Yes	Yes	Yes	
SHLL8	Rn	0100nnnn00011000	$Rn \ll 8 \rightarrow Rn$	1	_	Yes	Yes	Yes	
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1	_	Yes	Yes	Yes	
SHLL16	Rn	0100nnnn00101000	$Rn \ll 16 \rightarrow Rn$	1	—	Yes	Yes	Yes	
SHLR16	Rn	0100nnnn00101001	$Rn >> 16 \rightarrow Rn$	1	_	Yes	Yes	Yes	

....

Bus Width	Access Size	CSnWCR. BSI[1:0] Bits	Number of Bursts	Access Count
8 bits	8 bits	Not affected	1	1
	16 bits	Not affected	2	1
	32 bits	Not affected	4	1
	16 bytes* ²	x0	16	1
		10	4	4
16 bits	8 bits	Not affected	1	1
	16 bits	Not affected	1	1
	32 bits	Not affected	2	1
	16 bytes* ²	00	8	1
		01	2	4
		10* ¹	4	2
			2, 4, 2	3

Table 9.20 Relationship between Bus Width, Access Size, and Number of Bursts

Notes: 1. When the bus width is 16 bits, the access size is 16 bits, and the BST[1:0] bits in CSnWCR are 10, the number of bursts and access count depend on the access start address. At address H'xxx0 or H'xxx8, 4-4 burst access is performed. At address H'xxx4 or H'xxxC, 2-4-2 burst access is performed.

2. Only the DMAC is capable of transfer with 16 bytes as the unit of access. The maximum unit of access for the DTC and CPU is 32 bits.

9.5.8 SRAM Interface with Byte Selection

The SRAM interface with byte selection is for access to an SRAM which has a byte-selection pin (\overline{WRxx}) . This interface has 16-bit data pins and accesses SRAMs having upper and lower byte selection pins, such as UB and LB.

When the BAS bit in CSnWCR is cleared to 0 (initial value), the write access timing of the SRAM interface with byte selection is the same as that for the normal space interface. While in read access of a byte-selection SRAM interface, the byte-selection signal is output from the \overline{WRxx} pin, which is different from that for the normal space interface. The basic access timing is shown in figure 9.36. In write access, data is written to the memory according to the timing of the byte-selection pin (\overline{WRxx}). For details, please refer to the Data Sheet for the corresponding memory.

If the BAS bit in CSnWCR is set to 1, the $\overline{\text{WRxx}}$ pin and RD/ $\overline{\text{WR}}$ pin timings change. Figure 9.37 shows the basic access timing. In write access, data is written to the memory according to the timing of the write enable pin (RD/ $\overline{\text{WR}}$). The data hold timing from RD/ $\overline{\text{WR}}$ negation to data write must be acquired by setting the HW1 and HW0 bits in CSnWCR. Figure 9.38 shows the access timing when a software wait is specified.

Description

Table 11.19 TIORL_4 (Channel 4)

					Description						
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_4 Function	TIOC4D Pin Function						
0	0	0	0	Output	Output retained*1						
			1	compare register*2	Initial output is 0						
				regiotor	0 output at compare match						
		1	0	_	Initial output is 0						
					1 output at compare match						
			1	_	Initial output is 0						
					Toggle output at compare match						
	1	0	0	_	Output retained						
			1	_	Initial output is 1						
					0 output at compare match						
		1	0	_	Initial output is 1						
					1 output at compare match						
			1	_	Initial output is 1						
				Toggle output at compare match							
1	Х	0	0	Input capture	Input capture at rising edge						
1 regis				register**	Input capture at falling edge						
		1	Х	_	Input capture at both edges						
[]	-17										

[Legend]

X: Don't care

Notes: 1. After power-on reset, 0 is output until TIOR is set.

2. When the BFB bit in TMDR_4 is set to 1 and TGRD_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

						Ρφ	(MHz))				
Bit Rate		22		24		26		28		30	32	
(bits/s)	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν
250												
500	3	171	3	187	3	202	3	218	3	233	3	249
1000	3	85	3	93	3	101	3	108	3	116	3	124
2500	2	137	2	149	2	162	2	174	2	187	2	199
5000	2	68	2	74	2	80	2	87	2	93	2	99
10000	1	137	1	149	1	162	1	174	1	187	1	199
25000	0	219	0	239	1	64	1	69	1	74	1	79
50000	0	109	0	119	0	129	0	139	0	149	0	159
100000	0	54	0	59	0	64	0	69	0	74	0	79
250000	0	21	0	23	0	25	0	27	0	29	0	31
500000	0	10	0	11	0	12	0	13	0	14	0	15
1000000			0	5	_		0	6	_		0	7
2500000	_	—	—		_	_	_	_	0	2	_	
5000000 — -					_							

Table 16.8 Bit Rates and SCBRR Settings in Clock Synchronous Mode (2)



Figure 18.14 Flowchart Example of Transmission Operation (Clock Synchronous Communication Mode)

	A/D conversion execution														
ADST	AI	DST set*										ADST cleared*			
ADF	Simulta	aneous sam	pling			Simu	Itaneoi	us sampling			10000	ADF cleared*			
AN0	Waiting for conversion	G OFC C	A/D onversion	Waitin	ng for ersion	S	OFC H	A/D conversion	Waiti	ng for ersion	s	Waiting for conversion			
AN1	Waiting for conversion	OFC	(1) Wa	aiting for co	nversion		OFC	(2)	Wa	aiting for co	nvers	ion			
AN2	Simulta Waiting for conversion	aneous sam	pling H	A/D conversion	Waiting for conversion	Simu	Itaneou OFC H	us sampling H	A/D conversion	Waiting for conversion	s	Stop Waiting for conversion			
AN3	Waiting for	OFC	Waitir	(1) ng for ersion	A/D conversion	Waiting fo	OFC	Waitir	(2) ng for	A/D conversion		Waiting for			
ADDR0				A	(1) /D convers	ion re	sult (A	(N0)		(2) A/D conve	ersion	result (AN0)			
	\				1		(1)		<u> </u>		1	(2)			
ABBITT											1				
ADDR2	<			>	<u>к А</u>	/D cor	nversio	on result (A	N2)	<u>(A/D</u>	conve	(2)			
ADDR3						\sim	A	/D conversi	ion result (A	AN3)	A/D	(2)			
[Legend]] Offset canceling	nrocessing			[A]	DBYP	SCR_	0 settings]							
S: H:	Sampling Holding	, processing	9		Sł	d bit =	1								
Note:	* Instruction exec	cution by so	oftware												

Figure 20.6 Example 1 of A/D Converter Operation (Continuous Scan Mode, Sample-and-Hold Circuit Enabled, and Offset Canceling Circuit Enabled)



(4) Abort Acknowledge Register (ABACK0)

The ABACK0 is a 16-bit read / conditionally-write registers. This register is used to signal to the CPU that a mailbox transmission has been aborted as per its request. When an abort has succeeded the RCAN-ET sets the corresponding bit in the ABACK register. The CPU may clear the Abort Acknowledge bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect. An ABACK bit position is set by the RCAN-ET to acknowledge that a TXPR bit has been cleared by the corresponding TXCR bit.

ABACK0

	Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Γ	ABACK0[15:1]													0		
Initial va	lue:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R/W:F	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	-

Note : * Only when writing a '1' to clear.

Bit 15 to 1 — notifies that the requested transmission cancellation of the corresponding Mailbox has been performed successfully. The bit 15 to 1 corresponds to Mailbox-15 to 1 respectively.

0	[Clearing Condition] Writing '1' (Initial value)
1	Corresponding Mailbox has cancelled transmission of message (Data or Remote Frame)
	[Setting Condition] Completion of transmission cancellation for corresponding mailbox

Bit 0 — This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

(5) Data Frame Receive Pending Register (RXPR0)

The RXPR0 is a 16-bit read / conditionally-write registers. The RXPR is a register that contains the received Data Frames pending flags associated with the configured Receive Mailboxes. When a CAN Data Frame is successfully stored in a receive mailbox the corresponding bit is set in the RXPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Data Frames. When a RXPR bit is set, it also sets IRR1 (Data Frame Received Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR1 is not set. Please note that these bits are only set by receiving Data Frames and not by receiving Remote frames.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PA23PCR	0	R/W	The corresponding input pull-up MOS turns on when
6	PA22PCR 0 R/W		R/W	one of these bits is set to 1.
5	PA21PCR	0	R/W	_
4 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port A Pull-Up MOS Control Register L (PAPCRL)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[PA15 PCR	PA14 PCR	PA13 PCR	PA12 PCR	-	-	PA9 PCR	PA8 PCR	PA7 PCR	PA6 PCR	PA5 PCR	PA4 PCR	PA3 PCR	PA2 PCR	PA1 PCR	PA0 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R	R/W									

Bit	Bit Name	Initial Value	R/W	Description
15	PA15PCR	0	R/W	The corresponding input pull-up MOS turns on when
14	PA14PCR	0	R/W	one of these bits is set to 1.
13	PA13PCR	0	R/W	—
12	PA12PCR	0	R/W	
11, 10	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	—	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

• Port B Control Register L4 (PBCRL4)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	-	-	-	-	-	-	-	-	-	-	-	-	PE	312MD[2	:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0*
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
15 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2 to 0	PB12MD[2:0]	000*	R/W	PB12 Mode
				Select the function of the PB12/CS1/CS7/IRQ1/TXD2/CS3 pin.
				000: PB12 I/O (port)
				001: CKE output (BSC)
				010: CKE output (BSC)
				011: IRQ1 input (INTC)
				100: Setting prohibited
				101: TXD2 output (SCI)
				110: Setting prohibited
				111: CS3 output (BSC)

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PD5MD[2:0]	000*	R/W	PD5 Mode
				Select the function of the PD5/D5/TIC5US pin.
				000: PD5 I/O (port)
				001: D5 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: TIC5US input (MTU2S)
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
3		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PD4MD[2:0]	000*	R/W	PD4 Mode
				Select the function of the PD4/D4/TIC5W pin.
				000: PD4 I/O (port)
				001: D4 I/O (BSC)
				010: Setting prohibited
				011: Setting prohibited
				100: Setting prohibited
				101: Setting prohibited
				110: TIC5W input (MTU2)
				111: Setting prohibited

Note: * The initial value is 1 during the on-chip ROM disabled external extension mode.

Bit	Bit Name	Initial Value	R/W	Description
7		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
6 to 4	PE1MD[2:0]	000	R/W	PE1 Mode
				Select the function of the PE1/TEND0/TIOC4BS/TIOC0B pin.
				000: PE1 I/O (port)
				001: Setting prohibited
				010: TEND0 output (DMAC)
				011: Setting prohibited
				100: TIOC4BS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0B I/O (MTU2)
				111: Setting prohibited
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PE0MD[2:0]	000	R/W	PE0 Mode
				Select the function of the PE0/DREQ0/TIOC4AS/TIOC0A pin.
				000: PE0 I/O (port)
				001: Setting prohibited
				010: DREQ0 input (DMAC)
				011: Setting prohibited
				100: TIOC4AS I/O (MTU2S)
				101: Setting prohibited
				110: TIOC0A I/O (MTU2)
				111: Setting prohibited

24.2.2 Port B Data Registers H and L (PBDRH and PBDRL)

PBDRH and PBDRL are 16-bit readable/writable registers that store port B data. In SH7243, bits PB12DR, PB11DR, PB8DR to PB6DR, PB1DR and PB0DR correspond to pins PB12, PB11, PB8 to PB6, PB1 and PB0 respectively (description of multiplexed functions are abbreviated here). In SH7285, bits PB12DR to PB6DR and PB3DR to PB0DR correspond to pins PB12 to PB6, and PB3 to PB0 respectively (description of multiplexed functions are abbreviated here). In SH7286, bits PB19DR to PB6DR and PB3DR to PB0DR correspond to pins PB12 to PB6, and PB3 to PB0 respectively (description of multiplexed functions are abbreviated here). In SH7286, bits PB19DR to PB6DR and PB3DR to PB0DR correspond to pins PB19 to PB6 and PB3 to PB0 respectively (description of multiplexed functions are abbreviated here).

When a pin function is general output, if a value is written to PBDRH or PBDRL, the value is output directly from the pin, and if PBDRH or PBDRL is read, the register value is returned directly regardless of the pin state.

When a pin function is general input, if PBDRH or PBDRL is read, the pin state, not the register value, is returned directly. If a value is written to PBDRH or PBDRL, although that value is written into PBDRH or PBDRL, it does not affect the pin state. Table 24.4 summarizes read/write operations of port B data register.

(2) Programming Procedure in User Program Mode

The procedures for download, initialization, and programming are shown in figure 26.13.



Figure 26.13 Programming Procedure

The details of the programming procedure are described below. The procedure program must be executed in an area other than the flash memory to be programmed. Especially the part where the SCO bit in FCCS is set to 1 for downloading must be executed in the on-chip RAM. Specify $I\phi = B\phi = P\phi$ as the frequency division ratio of an internal clock (I ϕ), a bus clock (B ϕ), and a peripheral clock (P ϕ) through the frequency control register (FRQCR).

After downloading has been completed and the SCO bit has been cleared to 0, FRQCR can be changed to a desired value.

(I) Transition to the Programming/Erasure State

In response to the transition to the programming/erasure state command, the boot program transfers the erasing program and runs it to erase any data in the user MAT and then the user boot MAT. On completion of this erasure, the boot program returns the ACK code and enters the programming/erasure state.

Before sending the programming selection command and data for programming, the host must select the device, clock mode, and new bit rate for the LSI by issuing the device selection command, clock-mode selection command, new-bit-rate selection command, and then initiate the transition to the programming/erasure state by sending the corresponding command to the boot program.

Command



• Command H'40 (1 byte): Transition to programming/erasure state

Response	H'06
----------	------

• Response H'06 (1 byte): Response to the transition-to-programming/erasure state command This is returned as ACK when erasure of the user boot MAT and user MAT has succeeded after transfer of the erasure program.

Error		
response	H'C0	H'51

- Error response H'C0 (1 byte): Error response to the transition-to-programming/erasure state command
- ERROR (1 byte): Error code

H'51: Erasure error (Erasure did not succeed because of an error.)

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2S	Timer waveform control register S	TWCRS	8	H'FFFE4A60	8
	Timer output level buffer register S	TOLBRS	8	H'FFFE4A36	8
POE2	Input level control/status register 1	ICSR1	16	H'FFFE5000	16
	Output level control/status register 1	OCSR1	16	H'FFFE5002	16
	Input level control/status register 2	ICSR2	16	H'FFFE5004	16
	Output level control/status register 2	OCSR2	16	H'FFFE5006	16
	Input level control/status register 3	ICSR3	16	H'FFFE5008	16
	Software port output enable register	SPOER	8	H'FFFE500A	8
	Port output enable control register 1	POECR1	8	H'FFFE500B	8
	Port output enable control register 2	POECR2	16	H'FFFE500C	16
CMT	Compare match timer start register	CMSTR	16	H'FFFEC000	16
	Compare match timer control/status register_0	CMCSR_0	16	H'FFFEC002	16
	Compare match counter_0	CMCNT_0	16	H'FFFEC004	16
	Compare match constant register_0	CMCOR_0	16	H'FFFEC006	16
	Compare match timer control/status register_1	CMCSR_1	16	H'FFFEC008	16
	Compare match counter_1	CMCNT_1	16	H'FFFEC00A	16
	Compare match constant register_1	CMCOR_1	16	H'FFFEC00C	16
WDT	Watchdog timer control/status register	WTCSR	16	H'FFFE0000	*
	Watchdog timer counter	WTCNT	16	H'FFFE0002	*
	Watchdog reset control/status register	WRCSR	16	H'FFFE0004	*
SCI	Serial mode register_0	SCSMR_0	8	H'FFFF8000	8
(channel 0)	Bit rate register_0	SCBRR_0	8	H'FFFF8002	8
	Serial control register_0	SCSCR_0	8	H'FFFF8004	8
	Transmit data register_0	SCTDR_0	8	H'FFFF8006	8
	Serial status register_0	SCSSR_0	8	H'FFFF8008	8
	Receive data register_0	SCRDR_0	8	H'FFFF800A	8
	Serial direction control register_0	SCSDCR_0	8	H'FFFF800C	8
	Serial port register_0	SCSPTR_0	8	H'FFFF800E	8
SCI	Serial mode register_1	SCSMR_1	8	H'FFFF8800	8
(channel 1)	Bit rate register_1	SCBRR_1	8	H'FFFF8802	8
	Serial control register_1	SCSCR_1	8	H'FFFF8804	8

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
DMAC	CHCR_2	TC	—	_	RLD	—	—	_	—
		DO	—	—	_	HE	HIE	AM	AL
		DM	DM[1:0]		1:0]		RS[3:0]	
		DL	DS	ТВ	TS[1:0]	IE	TE	DE
	RSAR_2								
	RDAR_2								
	RDMATCR_2								
	SAR_3								
	DAR 3								
	DAI1_0								
	DMATCR_3								
	CHCR_3	TC	—	_	RLD	—	—	_	—
		DO	—	—	—	HE	HIE	AM	AL
		DM	[1:0]	SM[[1:0]		RS[3:0]	55
		DL	DS	IB	15[1:0]	IE	IE	DE
	10An_3								

Pin Function		Pin State									
				Reset State			Power-Down Sta	_			
			Po	ower-On					-		
Type	Din Namo	Expans withou	sion t ROM	Expansion	Single-	Manual	Software Standby	Sloop	Bus Master- ship Boloaso	Oscillation Stop	POE Function
Туре			16 DIts	WITHOW	cilip	Mariuar		Sieep	-	Delected	0360
Bus control	$\overline{CS2}$, $\overline{CS3}$, $\overline{CS4}$ to $\overline{CS7}$	Z				0	Z* ³	0	Z	0	0
	BS	Z				0	Z* ³	0	Z	0	0
	RASU, RASL	Z				0	Z* ²	0	Z* ²	0	0
	CASU, CASL	Z				0	Z* ²	0	Z * ²	0	0
	DQMUU, DQMUL, DQMLU, DQMLL	Z				0	Z*3	0	Z	0	0
	ĀĦ	z				0	Z* ³	0	z	0	0
	АН (РЕ14)	Z				0	Z (MZIZEH in HCPCR = 0) Z^{a^3} (MZIZEH in HCPCR = 1)	0	Z	O* ⁷	0
	BEFOUT	7				0	H/ Z * ¹	0	0	7	H/ 7 * ¹
	FRAME	7				0	7 * ³	0	7	-	0
	BDWB	7				0	Z * ³	0	7	0	0
	BD	-		7		0	7 * ³	0	7	0	0
		7		-		0	Z * ³	0	7	0	0
		-		7		0	Z * ³	0	7	0	0
		7		-		0	7 * ²	0	7 * ²	0	0
DMAC	DREQ0 (PD24), DREQ1 (PD25)	Z				1	Z	1	1	I/O* ⁵	1
	DREQ0 (PE0), DREQ1 (PE2)	Z				I	Z	I	I	I* ⁸	I
	DREQ2, DREQ3	Z				I	Z	I	I	1	I
	DACK0 (PD26), DACK1 (PD27)	z				0	Z (MZIZDH in HCPCR = 0) O* ¹ (MZIZDH in HCPCR = 1)	0	0	O* ⁵	0

Item	Page	Revision (See Manual for Details)
25.3.10 USBEP1 Data Begister (USBEPDB1)	1360	Amended
		Bit: 7 6 5 4 3 2 1 0
		D7 D6 D5 D4 D3 D2 D1 D0
		Initial value:
		Initial Bit Bit Name Value R/W Description
		7 to 0 D7 to D0 Undefined R Data register for endpoint 1 transfer
		Note: * 7 to 0 bits for DMA or DTC transfer.
25.3.11 USBEP2 Data Register (USBEPDR2)	1361	Amended
3 ()		Bit: 7 6 5 4 3 2 1 0
		R/W: W W W W W W
		Initial Bit Bit Name Value R/W Description
		7 to 0 D7 to D0 Undefined W Data register for endpoint 2 transfer
		Note: -*-7 to 0 bits for DMA or DTC transfer.
25.3.18 USBDMA Transfer Setting Register (USBDMAR) Table 25.3 Interrupt Sources	1369	 Added Notes: 1. Before setting this bit, set the DME bit in DMAOR to start DMA transfer or set the DTCE0 bit in DTCERA to start DTC transfer. If the DME bit in DMAOR and the DTCE0 bit in DTCERA are not set, an EP2-FIFO empty DTC transfer end interrupt (TXF bit in USDTENDRR) is generated. 2. Before setting this bit, set the DME bit in DMAOR to start DMA transfer or set the DTCE1 bit in DTCERA to start DTC transfer. If the DME bit in DMAOR and the DTCE1 bit in DTCERA are not set, an EP1-FIFO full DTC transfer end interrupt (RXF bit in USDTENDRR) is generated.
rable 23.3 metrupt Sources	13/1	
		DMAC/DIC Activation
		Register Bit Fransfer Type by USB Request
		USBIFR0 6 Bulk-OUT (EP1) USBRXI*1
		4 IISRTXI* ²
25.5.1 Initial Settings	1372	Added