# E·XFL Renesas Electronics America Inc - <u>R5F72866D100FP#U2 Datasheet</u>



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	SH2A
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SSU, USB
Peripherals	DMA, PWM, WDT
Number of I/O	101
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12x12b, 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LFQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f72866d100fp-u2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Table 1.1SH7286, SH7285, and SH7243 Features

Items	Specification
CPU	Renesas original SuperH architecture
	<ul> <li>Compatible with SH-1 and SH-2 at object code level</li> </ul>
	32-bit internal data bus
	Support of an abundant register-set
	— Sixteen 32-bit general registers
	— Four 32-bit control registers
	— Four 32-bit system registers
	<ul> <li>Register bank for high-speed response to interrupts</li> </ul>
	RISC-type instruction set (upward compatible with SH series)
	<ul> <li>Instruction length: 16-bit fixed-length basic instructions for improved code efficiency and 32-bit instructions for high performance and usability</li> </ul>
	— Load/store architecture
	Delayed branch instructions
	<ul> <li>Instruction set based on C language</li> </ul>
	Superscalar architecture to execute two instructions at one time
	<ul> <li>Instruction execution time: Up to two instructions/cvcle</li> </ul>
	Address space: 4 Gbytes
	Internal multiplier
	Five-stage pipeline
	Harvard architecture
Operating modes	Operating modes
	Extended ROM enabled mode
	Single-chip mode
	Processing states
	Program execution state
	Exception handling state
	Bus mastership release state
	Power-down modes
	Sleep mode
	Software standby mode
	Module standby mode



Figure 6.2 Interrupt Operation Flow

# Table 9.12Relationship between BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0], and AddressMultiplex Output (2)-2

	Setting			
BSZ [1:0]	A2/3 ROW [1:0]	A2/3 COL [1:0]		
11 (32 Bits)	01 (12 Bits)	10 (10 Bits)	_	
Output Pin of This LSI	Row Address Output Cycle	Column Address Output Cycle	- SDRAM Pin	Function
A17	A27	A17		Unused
A16	A26	A16	_	
A15	A25* <sup>2</sup> * <sup>3</sup>	A25* <sup>2</sup> * <sup>3</sup>	A13 (BA1)	Specifies bank
A14	A24* <sup>2</sup>	A24* <sup>2</sup>	A12 (BA0)	
A13	A23	A13	A11	Address
A12	A22	L/H* <sup>1</sup>	A10/AP	Specifies address/precharge
A11	A21	A11	A9	Address
A10	A20	A10	A8	
A9	A19	A9	A7	
A8	A18	A8	A6	
A7	A17	A7	A5	
A6	A16	A6	A4	
A5	A15	A5	A3	
A4	A14	A4	A2	
A3	A13	A3	A1	
A2	A12	A2	A0	
A1	A11	A1		Unused
A0	A10	A0	_	

Examples of connected memory

512-Mbit product (4 Mwords  $\times$  32 bits  $\times$  4 banks, column 10 bits product): 1

256-Mbit product (4 Mwords × 16 bits × 4 banks, column 10 bits product): 2

Notes: 1. L/H is a bit used in the command specification; it is fixed at low or high according to the access mode.

- 2. Bank address specification
- 3. Only the RASL pin is asserted because the A25 pin specified the bank address. RASU is not asserted.

Bit	Bit Name	Initial Value	R/W	Descriptions
15,14	DM[1:0]	00	R/W	Destination Address Mode
				These bits select whether the DMA destination address is incremented, decremented, or left fixed. (In single address mode, DM1 and DM0 bits are ignored when data is transferred to an external device with DACK.)
				00: Fixed destination address (Setting prohibited in 16- byte transfer)
				01: Destination address is incremented (+1 in 8-bit transfer, +2 in 16-bit transfer, +4 in 32-bit transfer, +16 in 16-byte transfer)
				<ol> <li>Destination address is decremented (-1 in 8-bit transfer, -2 in 16-bit transfer, -4 in 32-bit transfer, setting prohibited in 16-byte transfer)</li> </ol>
				11: Setting prohibited
13, 12	SM[1:0]	00	R/W	Source Address Mode
				These bits select whether the DMA source address is incremented, decremented, or left fixed. (In single address mode, SM1 and SM0 bits are ignored when data is transferred from an external device with DACK.)
				00: Fixed source address (Setting prohibited in 16- byte-unit transfer)
				01: Source address is incremented (+1 in byte-unit transfer, +2 in word-unit transfer, +4 in longword- unit transfer, +16 in 16-byte-unit transfer)
				<ol> <li>Source address is decremented (-1 in byte-unit transfer, -2 in word-unit transfer, -4 in longword- unit transfer, setting prohibited in 16-byte-unit transfer)</li> </ol>
				11: Setting prohibited

					Description					
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_4 Function	TIOC4A Pin Function					
0	0	0	0	Output	Output retained*					
			1	compare	Initial output is 0					
				register	0 output at compare match					
		1	0	-	Initial output is 0					
					1 output at compare match					
			1	-	Initial output is 0					
					Toggle output at compare match					
	1	0	0	-	Output retained					
			1	-	Initial output is 1					
					0 output at compare match					
		1	0	-	Initial output is 1					
					1 output at compare match					
			1	-	Initial output is 1					
					Toggle output at compare match					
1	Х	0	0	Input capture	Input capture at rising edge					
			1	register	Input capture at falling edge					
		1	Х	-	Input capture at both edges					
[Legend										

## Table 11.26 TIORH\_4 (Channel 4)

X: Don't care

Note: \* After power-on reset, 0 is output until TIOR is set.

Channel	Counter/Register	Description	Read/Write from CPU
3	TCNT_3	Start of up-count from value set in dead time register	Maskable by TRWER setting*
	TGRA_3	Set TCNT_3 upper limit value (1/2 carrier cycle + dead time)	Maskable by TRWER setting*
	TGRB_3	PWM output 1 compare register	Maskable by TRWER setting*
	TGRC_3	TGRA_3 buffer register	Always readable/writable
	TGRD_3	PWM output 1/TGRB_3 buffer register	Always readable/writable
4	TCNT_4	Up-count start, initialized to H'0000	Maskable by TRWER setting*
	TGRA_4	PWM output 2 compare register	Maskable by TRWER setting*
	TGRB_4	PWM output 3 compare register	Maskable by TRWER setting*
	TGRC_4	PWM output 2/TGRA_4 buffer register	Always readable/writable
	TGRD_4	PWM output 3/TGRB_4 buffer register	Always readable/writable
Timer dea (TDDR)	d time data register	Set TCNT_4 and TCNT_3 offset value (dead time value)	Maskable by TRWER setting*
Timer cycl (TCDR)	e data register	Set TCNT_4 upper limit value (1/2 carrier cycle)	Maskable by TRWER setting*
Timer cycl (TCBR)	e buffer register	TCDR buffer register	Always readable/writable
Subcounte	er (TCNTS)	Subcounter for dead time generation	Read-only
Temporary	register 1 (TEMP1)	PWM output 1/TGRB_3 temporary register	Not readable/writable
Temporary	v register 2 (TEMP2)	PWM output 2/TGRA_4 temporary register	Not readable/writable
Temporary	register 3 (TEMP3)	PWM output 3/TGRB_4 temporary register	Not readable/writable
Note: *	Access can be enable	ed or disabled according to the setting	g of bit 0 (RWE) in TRWER

#### Table 11.55 Register Settings for Complementary PWM Mode

(timer read/write enable register).



Figure 11.82 Example of A/D Converter Start Request Signal (TRG4AN) Operation Linked with Interrupt Skipping

#### (6) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Reset-Synchronized PWM Mode

Figure 11.144 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in reset-synchronized PWM mode after re-setting.





- 1 to 13 are the same as in figure 11.139.
- 14. Select the reset-synchronized PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set reset-synchronized PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU2 output with the PFC.
- 18. Operation is restarted by TSTR.

#### 13.3.1 Input Level Control/Status Register 1 (ICSR1)

ICSR1 is a 16-bit readable/writable register that selects the  $\overline{POE0}$ ,  $\overline{POE1}^{*3}$ ,  $\overline{POE2}^{*3}$ , and  $\overline{POE3}$  pin input modes, controls the enable/disable of interrupts, and indicates status.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	POE3F	POE2F	POE1F	POE0F	-	-	-	PIE1	POE3	M[1:0]	POE2	И[1:0]	POE1	M[1:0]	POE0	VI[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/(W)*1	R/(W)*1	R/(W)*1	R/(W)*1	R	R	R	R/W	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2	R/W*2

Notes: 1. Only 0 can be written to clear the flag after 1 is read.

2. Can be modified only once after a power-on reset.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	POE3F	0	R/(W)*1	POE3 Flag
				Indicates that a high impedance request has been input to the $\overline{\text{POE3}}$ pin.
				[Clearing conditions]
				<ul> <li>By writing 0 to POE3F after reading POE3F = 1 (when the falling edge is selected by bits 7 and 6 in ICSR1)</li> </ul>
				<ul> <li>By writing 0 to POE3F after reading POE3F = 1 after a high level input to POE3 is sampled at Pφ/8, Pφ/16, or Pφ/128 clock (when low-level sampling is selected by bits 7 and 6 in ICSR1)</li> </ul>
				[Setting condition]
				• When the input set by bits 7 and 6 in ICSR1 occurs at the POE3 pin

#### (2) Clock

An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCI transmit/receive clock. The clock source is selected by the  $C/\overline{A}$  bit in the serial mode register (SCSMR) and bits CKE1 and CKE0 in the serial control register (SCSCR) (table 16.14).

When an external clock is input at the SCK pin, it must have a frequency equal to 16 times the desired bit rate.

When the SCI operates on an internal clock, it can output a clock signal at the SCK pin. The frequency of this output clock is equal to 16 times the desired bit rate.

#### (3) Transmitting and Receiving Data

• SCI Initialization (Asynchronous Mode)

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCI as follows.

When changing the operation mode or the communication format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing the TE bit to 0 sets the TDRE flag to 1 and initializes the transmit shift register (SCTSR). Clearing the RE bit to 0, however, does not initialize the RDRF, PER, FER, and ORER flags or receive data register (SCRDR), which retain their previous contents.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCI operation becomes unreliable if the clock is stopped.

- Four types of interrupts: Transmit-FIFO-data-empty interrupt, break interrupt, receive-FIFO-data-full interrupt, and receive-error interrupts are requested independently.
- When the SCIF is not in use, it can be stopped by halting the clock supplied to it, saving power.
- The quantity of data in the transmit and receive FIFO data registers and the number of receive errors of the receive data in the receive FIFO data register can be ascertained.
- A time-out error (DR) can be detected when receiving in asynchronous mode.

Figure 17.1 shows a block diagram of the SCIF.



Figure 17.1 Block Diagram of SCIF

Bit	Bit Name	Initial Value	R/W	Description						
15 to 1	_	All 0	R	Reserved						
				These bits are always read as 0. The write value should always be 0.						
0	ORER	0	R/(W)*	Overrun Error						
				Indicates the occurrence of an overrun error.						
				0: Receiving is in progress or has ended normally $\ast^1$						
				[Clearing conditions]						
				ORER is cleared to 0 when the chip is a power-on reset						
				ORER is cleared to 0 when 0 is written after 1 is read from ORER						
				1: An overrun error has occurred* <sup>2</sup>						
				[Setting condition]						
				• ORER is set to 1 when the next serial receiving is finished while the receive FIFO is full of 16-byte receive data.						
				Notes: 1. Clearing the RE bit to 0 in SCSCR does not affect the ORER bit, which retains its previous value.						
				<ol> <li>The receive FIFO data register (SCFRDR) retains the data before an overrun error has occurred, and the next received data is discarded. When the ORER bit is set to 1, the SCIF cannot continue the next serial reception.</li> </ol>						

## 23.1 Register Descriptions

The PFC has the following registers. See section 30, List of Registers for register addresses and register states in each operating mode.

#### Table 23.17 Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port A I/O register H	PAIORH	R/W	H'0000	H'FFFE3804	8, 16, 32
Port A I/O register L	PAIORL	R/W	H'0000	H'FFFE3806	8, 16
Port A control register H2	PACRH2	R/W	H'0000	H'FFFE380C	8, 16, 32
Port A control register L4	PACRL4	R/W	H'0000*	H'FFFE3810	8, 16, 32
Port A control register L3	PACRL3	R/W	H'0000*	H'FFFE3812	8, 16
Port A control register L2	PACRL2	R/W	H'0000	H'FFFE3814	8, 16, 32
Port A control register L1	PACRL1	R/W	H'0000	H'FFFE3816	8, 16
Port A pull-up MOS control register H	PAPCRH	R/W	H'0000	H'FFFE3828	8, 16, 32
Port A pull-up MOS control register L	PAPCRL	R/W	H'0000	H'FFFE382A	8, 16
Port B I/O register H	PBIORH	R/W	H'0000	H'FFFE3884	8, 16, 32
Port B I/O register L	PBIORL	R/W	H'0000	H'FFFE3886	8, 16
Port B control register H1	PBCRH1	R/W	H'0000*	H'FFFE388E	8, 16
Port B control register L4	PBCRL4	R/W	H'0000*	H'FFFE3890	8, 16, 32
Port B control register L3	PBCRL3	R/W	H'0000*	H'FFFE3892	8, 16
Port B control register L2	PBCRL2	R/W	H'0000*	H'FFFE3894	8, 16, 32
Port B control register L1	PBCRL1	R/W	H'0000*	H'FFFE3896	8, 16
Port B pull-up MOS control register H	PBPCRH	R/W	H'0000	H'FFFE38A8	8, 16, 32
Port B pull-up MOS control register L	PBPCRL	R/W	H'0000	H'FFFE38AA	8, 16
Port C I/O register L	PCIORL	R/W	H'0000	H'FFFE3906	8, 16
Port C control register L4	PCCRL4	R/W	H'0000*	H'FFFE3910	8, 16, 32
Port C control register L3	PCCRL3	R/W	H'0000*	H'FFFE3912	8, 16
Port C control register L2	PCCRL2	R/W	H'0000*	H'FFFE3914	8, 16, 32
Port C control register L1	PCCRL1	R/W	H'0000*	H'FFFE3916	8, 16

Bit	Bit Name	Initial Value	R/W	Description
6	PD22DR	0	R/W	See table 24.8.
5	PD21DR	0	R/W	—
4	PD20DR	0	R/W	_
3	PD19DR	0	R/W	_
2	PD18DR	0	R/W	—
1	PD17DR	0	R/W	—
0	PD16DR	0	R/W	_

### • PDDRH (SH7286)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	PD31 DR	PD30 DR	PD29 DR	PD28 DR	PD27 DR	PD26 DR	PD25 DR	PD24 DR	PD23 DR	PD22 DR	PD21 DR	PD20 DR	PD19 DR	PD18 DR	PD17 DR	PD16 DR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W															

Bit	Bit Name	Initial Value	R/W	Description
15	PD31DR	0	R/W	See table 24.8.
14	PD30DR	0	R/W	_
13	PD29DR	0	R/W	_
12	PD28DR	0	R/W	_
11	PD27DR	0	R/W	_
10	PD26DR	0	R/W	—
9	PD25DR	0	R/W	_
8	PD24DR	0	R/W	_
7	PD23DR	0	R/W	—
6	PD22DR	0	R/W	_
5	PD21DR	0	R/W	—
4	PD20DR	0	R/W	—
3	PD19DR	0	R/W	_
2	PD18DR	0	R/W	_
1	PD17DR	0	R/W	_
0	PD16DR	0	R/W	_

## 25.11 Notes on Usage

#### 25.11.1 Receiving Setup Data

Note that the following when 8-byte setup data is received by USBEPDR0s.

- 1. The USB must always receive the setup command. Therefore, writing from the USB bus has priority over reading from the CPU. When the USB starts receiving the next setup command while the CPU is reading data after data reception, the USB forcibly invalidates reading from the CPU to start writing. The value that is read after starting reception is undefined.
- 2. USBEPDR0s must be read in 8-byte unit. When reading is stopped in the middle, the data that is received by the next setup command cannot be read correctly.

#### 25.11.2 Clearing FIFO

If the connected USB cable is disconnected during communication, the data being received or transmitted may remain in the FIFO. Therefore, clear the FIFO immediately after connecting the USB cable.

Do not clear the FIFO that is receiving or transmitting data from or to the host.

#### 25.11.3 Overreading or Overwriting Data Register

Note that the following when reading or writing the data register of this module:

**Receive Data Register:** Do not read the number of data which exceeds that of valid receive data from the receive data register, i.e., data that exceeds the number of bytes indicated by the receive data size register must not be read. For USBEPDR1 that has two FIFOs, the maximum number of bytes that can be read at once is 64 bytes. After reading the data on the currently selected side, write 1 to USBTRG/EP1RDFN to change the current side to another side. This allows the number of bytes for the new side to be used as the receive data size, enabling the next data to be read.

**Transmit Data Register:** Do not write the number of data that exceeds the maximum packet size to the transmit data register. For USBEPDR2 that has two FIFOs, the data to be written at one time must be the maximum packet size or less. After writing the data, write 1 to TRG/PKTE to change the currently selected side to another in the module to allow the next data to be written to the new side. Therefore, do not write data to one side of FIFO right after the other side.

Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
DMAC	DMA extension resource selector 2	DMARS2	16	H'FFFE1308	16
	DMA extension resource selector 3	DMARS3	16	H'FFFE130C	16
MTU2	Timer control register_0	TCR_0	8	H'FFFE4300	8, 16, 32
	Timer mode register_0	TMDR_0	8	H'FFFE4301	8
	Timer I/O control register H_0	TIORH_0	8	H'FFFE4302	8, 16
	Timer I/O control register L_0	TIORL_0	8	H'FFFE4303	8
	Timer interrupt enable register_0	TIER_0	8	H'FFFE4304	8, 16, 32
	Timer status register_0	TSR_0	8	H'FFFE4305	8
	Timer counter_0	TCNT_0	16	H'FFFE4306	16
	Timer general register A_0	TGRA_0	16	H'FFFE4308	16, 32
	Timer general register B_0	TGRB_0	16	H'FFFE430A	16
	Timer general register C_0	TGRC_0	16	H'FFFE430C	16, 32
	Timer general register D_0	TGRD_0	16	H'FFFE430E	16
	Timer general register E_0	TGRE_0	16	H'FFFE4320	16, 32
	Timer general register F_0	TGRF_0	16	H'FFFE4322	16
	Timer interrupt enable register 2_0	TIER2_0	8	H'FFFE4324	8, 16
	Timer status register 2_0	TSR2_0	8	H'FFFE4325	8
	Timer buffer operation transfer mode register 2_0	TBTM_0	8	H'FFFE4326	8
	Timer control register_1	TCR_1	8	H'FFFE4380	8, 16
	Timer mode register_1	TMDR_1	8	H'FFFE4381	8
	Timer I/O control register_1	TIOR_1	8	H'FFFE4382	8
	Timer interrupt enable register_1	TIER_1	8	H'FFFE4384	8, 16, 32
	Timer status register_1	TSR_1	8	H'FFFE4385	8
	Timer counter_1	TCNT_1	16	H'FFFE4386	16
	Timer general register A_1	TGRA_1	16	H'FFFE4388	16, 32
	Timer general register B_1	TGRB_1	16	H'FFFE438A	16
	Timer input capture control register	TICCR	8	H'FFFE4390	8
	Timer control register_2	TCR_2	8	H'FFFE4000	8, 16
	Timer mode register_2	TMDR_2	8	H'FFFE4001	8
	Timer I/O control register_2	TIOR_2	8	H'FFFE4002	8
	Timer interrupt enable register_2	TIER_2	8	H'FFFE4004	8, 16, 32
	Timer status register_2	TSR_2	8	H'FFFE4005	8
	Timer counter_2	TCNT_2	16	H'FFFE4006	16

Module Name	Register Abbreviation	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
BSC	BSCEHR	DTLOCK	—	—	_	DTBST	DTSA	—	DTPR
		—	—	—	_	—	_	—	—
DMAC	SAR_0								
	DAR_0								
	DMATCR_0								
	CHCR_0		— ті		RLD	HE			
		DM	1:0]	SM[1:0]		BS[3:0]			AL
		DL	DS	ТВ	TS[	1:0]	IE	TE	DE
	RSAR_0								
	RDAR_0								
	RDMATCR_0								
	SAR_1								





### 31.3.16 I/O Port Timing

## Table 31.20 I/O Port Timing

Conditions:  $V_{cc} = 3.0 \text{ to } 5.5 \text{ V}, \text{AV}_{cc} = \text{AVREF} = 4.5 \text{ to } 5.5 \text{ V},$   $V_{ss} = \text{PLLV}_{ss} = \text{AVREFVSS} = \text{AV}_{ss} = 0 \text{ V},$   $\text{Ta} = -20^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (Consumer specifications)},$  $\text{Ta} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (Industrial specifications)}$ 

Item	Symbol	Min.	Max.	Unit	Figure
Output data delay time	t <sub>PORTD</sub>	_	50	ns	Figure 31.56
Input data setup time	t <sub>PORTS</sub>	20	_	-	
Input data hold time	t <sub>PORTH</sub>	20	_	-	



Figure 31.56 I/O Port Timing

Item	Page	Revision (See Manual for Details)			
Figure 24.11 Port D	1327	Amended			
(SH7286)		PD30 (I/O) / D30 (I/O) / TIOC3CS (I/O) / IRQOUT (output) / REFOUT (output)			
24.4.3 Port D Port Registers	1332	Amended			
H and L (PDPRH and PDPRL)		PDPRH and PDPRL are 16-bit read-only registers, which always return the states of the pins regardless of the PFC- setting. However, when the SCIF function is selected for PD18, the TE bit in SCSCR is 0, and the SPB2IO bit in SCSPTR is 0, the states of the corresponding pins cannot be read out. In SH7243, bits			
Figure 24.12 Port E	1336	Amended			
(SH7243)		PE15 (I/O) / DACK1 (output) / TIOC4D (I/O) / IRQOUT (output) / REFOUT (output)			
Figure 24.13 Port E	1337	Amended			
(SH7285)		PE15 (I/O) / DACK1 (output) / TIOC4D (I/O) / IRQOUT (output) / REFOUT (output)			
Figure 24.14 Port E	1337	Amended			
(SH7286)		PE15 (I/O) / DACK1 (output) / TIOC4D (I/O) / IRQOUT (output) / REFOUT (output)			
24.7 Usage Notes	1345	Added			
Figure 25.1 Block Diagram of	1348	Amended			
USB		DMA/DTC transfer request signals			
		USBRXI, USBTXI			
Table 25.1 Pin Configuration	1349	Deleted and added			
and Functions		Pin Name I/O Function			
		$eq:started_st$			
Table 25.2 Register	1350	Added			
Configuration		Register Name	Access Size		
		USBEP1 data register 8, 16, 32			
		USBEP2 data register	8, 16, 32		