



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	CANbus, I ² C, SCI, SPI, UART/USART, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	128KB (128K × 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 11x14b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-WFLGA
Supplier Device Package	36-WFLGA (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7fs124772a01clm-ac0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RENESAS

S124 Microcontroller Group

Datasheet

Ultra-low power 32-MHz Arm[®] Cortex[®]-M0+ microcontroller, 128-KB code flash memory, 16-KB SRAM, Capacitive Touch Sensing Unit, 14-bit A/D Converter, 12-bit D/A Converter, security and safety features.

Features

Arm Cortex-M0+ Core

- Armv6-M architecture
- Maximum operating frequency: 32 MHz
- Debug and Trace: DWT, BPU, CoreSight™ MTB-M0+
- CoreSight Debug Port: SW-DP

Memory

- 128-KB code flash memory
- 4-KB data flash memory (100,000 erase/write cycles)
- Up to 16-KB SRAM
- 128-bit unique ID

Connectivity

- USB 2.0 Full-Speed Module (USBFS)
- On-chip transceiver with voltage regulator
 Compliant with USB Battery Charging Specification 1.2
- Serial Communications Interface (SCI) × 3
 - UART
 - Simple IIC
 - Simple SPI
- Serial Peripheral Interface (SPI) $\times 2$
- I²C bus interface (IIC) \times 2
- CAN module (CAN)

Analog

- 14-Bit A/D Converter (ADC14)
- 12-Bit D/A Converter (DAC12)
- Low-Power Analog Comparator (ACMPLP) × 2
- Temperature Sensor (TSN)

Timers

- General PWM Timer 32-Bit (GPT32)
- General PWM Timer 16-Bit (GPT16) \times 6
- Asynchronous General-Purpose Timer (AGT) $\times\,2$
- Watchdog Timer (WDT)

Safety

- SRAM Parity Error Check
- Flash Area Protection
- ADC self-diagnosis function
- Clock Frequency Accuracy Measurement Circuit (CAC)
- Cyclic Redundancy Check (CRC) Calculator
- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG)
- Independent Watchdog Timer (IWDT)
- GPIO Readback Level Detection
- Register Write Protection
- Main Oscillator Stop Detection

System and Power Management

- Low-power modes
- Realtime Clock (RTC)
- Event Link Controller (ELC)Data Transfer Controller (DTC)
- Key Interrupt Function (KINT)
- Power-on reset
- Low Voltage Detection with voltage settings

Security and Encryption

- AES128/256
- True Random Number Generator (TRNG)
- Human Machine Interface (HMI)
- Capacitive Touch Sensing Unit (CTSU)
- Multiple Clock Sources
 Main clock oscillator (MOSC)
 - Main clock oscillator (MOSC)
 (1 to 20 MHz when VCC = 2.4 to 5.5 V)
 (1 to 8 MHz when VCC = 1.8 to 5.5 V)
 (1 to 4 MHz when VCC = 1.6 to 5.5 V)
 - Sub-clock oscillator (SOSC) (32.768 kHz)
 - High-speed on-chip oscillator (HOCO)
 - (24, 32, 48, 64 MHz when VCC = 2.4 to 5.5 V) (24, 32, 48 MHz when VCC = 1.8 to 5.5 V) (24, 32 MHz when VCC = 1.6 to 5.5 V)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- Independent watchdog timer OCO (15 kHz)
- Clock trim function for HOCO/MOCO/LOCOClock out support

- General Purpose I/O Ports
 - Up to 51 input/output pins - Up to 3 CMOS input
 - Up to 48 CMOS input/output
 - Up to 6 input/output 5 V tolerant
 - Up to 16 pins high current (20 mA)

Operating Voltage

VCC: 1.6 to 5.5 V

- Operating Temperature and Packages
- Ta = -40° C to $+85^{\circ}$ C
- 36-pin LGA (4 mm \times 4 mm, 0.5 mm pitch)
- $Ta = -40^{\circ}C \text{ to } +105^{\circ}C$
- 64-pin LQFP (10 mm \times 10 mm, 0.5 mm pitch)
- 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch)
- 64-pin QFN (8 mm × 8 mm, 0.4 mm pitch) - 48-pin QFN (7 mm × 7 mm, 0.5 mm pitch)
- 40-pin QFN (6 mm \times 6 mm, 0.5 mm pitch)



1.5 Pin Functions

Table 1.14	Pin function	ıs (1	of 3)
------------	--------------	-------	-------

Function	Signal	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply. Connect this pin to VSS by a 0.1 - μ F capacitor. The capacitor should be placed close to the pin.
	VCL	Input	Connect this pin to the VSS pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through
	EXTAL	Input	the EXTAL pin.
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal resonator
	XCOUT	Output	between XCOUT and XCIN.
	CLKOUT	Output	Clock output pin.
Operating mode control	MD	Input	Pins for setting the operating mode. The signal levels on these pins must not be changed during operation mode transition at the time of release from the reset state.
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.
CAC	CACREF	Input	Measurement reference clock input pin.
On-chip debug	SWDIO	I/O	Serial Wire debug Data Input/Output pin.
	SWCLK	Input	Serial Wire Clock pin.
Interrupt	NMI	Input	Non-maskable interrupt request pin.
	IRQ0 to IRQ7	Input	Maskable interrupt request pins.
GPT	GTETRGA, GTETRGB	Input	External trigger input pin.
	GTIOC0A to GTIOC6A, GTIOC0B to GTIOC6B	I/O	Input capture, Output Compare, or PWM output pin.
	GTIU	Input	Hall sensor input pin U.
	GTIV	Input	Hall sensor input pin V.
	GTIW	Input	Hall sensor input pin W.
	GTOUUP	Output	Three-phase PWM output for BLDC motor control (positive U phase).
	GTOULO	Output	Three-phase PWM output for BLDC motor control (negative U phase).
	GTOVUP	Output	Three-phase PWM output for BLDC motor control (positive V phase).
	GTOVLO	Output	Three-phase PWM output for BLDC motor control (negative V phase).
	GTOWUP	Output	Three-phase PWM output for BLDC motor control (positive W phase).
	GTOWLO	Output	Three-phase PWM output for BLDC motor control (negative W phase).
AGT	AGTEE0, AGTEE1	Input	External event input enable.
	AGTIO0, AGTIO1	I/O	External event input and pulse output.
	AGTO0, AGTO1	Output	Pulse output.
	AGTOA0, AGTOA1	Output	Output compare match A output.
	AGTOB0, AGTOB1	Output	Output compare match B output.
RTC	RTCOUT	Output	Output pin for 1-Hz/64-Hz clock.





Figure 1.7 Pin assignment for QFN 40-pin (top view)

R7FS1247x2A01CLM										
	A	В	С	D	E	F				
	6 P015	P100	P112	P111	P108 /SWDIO	P300 /SWCLK	6			
	5 P014	P013	P101	P110	P200	VCC_USB _LDO	5			
	4 AVCC0	P012	P102	P109	P201/MD	VCC_USB	4			
	3 AVSS0	P011 /VREFL0	P103	P213 /XTAL	RES	USB_DP	3			
	2 P010 /VREFH0	P000	P400	P212 /EXTAL	P407	USB_DM	2			
	1 VCL	P215 /XCIN	P214 /XCOUT	VSS	vcc	VSS_USB	1			
	A	В	С	D	E	F	I			

Figure 1.8

Pin assignment for LGA 36-pin (top view, pad side down)



2.1 Absolute Maximum Ratings

Table 2.1	Absolute	maximum	ratings
-----------	----------	---------	---------

Parameter		Symbol	Value	Unit
Power supply voltage		VCC	-0.5 to +6.5	V
Input voltage	5V-tolerant ports*1	V _{in}	-0.3 to +6.5	V
	P000 to P004 P010 to P015	V _{in}	-0.3 to AVCC0 + 0.3	V
	Others	V _{in}	-0.3 to VCC + 0.3	V
Reference power supply volta	ige	VREFH0	-0.3 to +6.5	V
Analog power supply voltage		AVCC0 -0.5 to +6.5		V
USB power supply voltage	USB power supply voltage		-0.5 to +6.5	V
		VCC_USB_LDO	-0.5 to +6.5	V
Analog input voltage	When AN000 to AN010 are used	V _{AN}	-0.3 to AVCC0 + 0.3	V
	When AN016 to AN022 are used		-0.3 to VCC + 0.3	V
Operating temperature*2 *3		T _{opr}	-40 to +85 -40 to +105	°C
Storage temperature		T _{stg}	-55 to +125	°C

Note: See the Total Operating Time (TOT) Utility located at http://www.renesas.com. This utility is provided for educational and evaluation purposes only and is subject to the accompanying disclaimer.

Note 1. Ports P205, P206, P400, P401, and P407 are 5V-tolerant. Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up might cause malfunction and the abnormal current that passes in the device at this time might cause degradation of internal elements.

Note 2. See section 2.2.1, Tj/Ta Definition.

Note 3. The upper limit of the operating temperature is 85°C or 105°C, depending on the product. For details, see section 1, Part Numbering

Caution: Permanent damage to the MCU may result if absolute maximum ratings are exceeded. To preclude any malfunctions due to noise interference, insert capacitors of high frequency characteristics between the VCC and VSS pins, between the AVCC0 and AVSS0 pins, between the VCC_USB and VSS_USB pins, and between the VREFH0 and VREFL0 pins. Place capacitors of about 0.1 μF as close as possible to every power supply pin and use the shortest and heaviest possible traces. Also, connect capacitors as stabilization capacitance.

Connect the VCL pin to a VSS pin by a 4.7- μ F capacitor. The capacitor must be placed close to the pin.



Table 2.9 I/O V_{OH}, V_{OL} (3)

	UII/	
Conditions: VO	CC = AVCC0 =	1.6 to 2.7 V

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Output voltage	Ports P000 to P004 P010 to P015	Low drive	V _{OH}	AVCC0 – 0.3	-	-		I _{OH} = -0.5 mA
			V _{OL}	-	-	0.3		I _{OL} = 0.5 mA
		Middle drive	V _{OH}	AVCC0 – 0.3	-	-		I _{OH} = -1.0 mA
			V _{OL}	-	-	0.3		I _{OL} = 1.0 mA
	Other output pins*1	Low drive	V _{OH}	VCC - 0.3	-	-	V	I _{OH} = -0.5 mA
			V _{OL}	-	-	0.3		I _{OL} = 0.5 mA
		Middle drive*2	V _{OH}	VCC - 0.3	-	-		I _{OH} = -1.0 mA
			V _{OL}	-	-	0.3		I _{OL} = 1.0 mA

Note 1. Except for Ports P200, P214, P215, which are input ports.

Note 2. Except for P212, P213.

Table 2.10I/O other characteristics

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	RES, Ports P200, P214, P215	I _{in}	-	-	1.0	μA	V _{in} = 0 V V _{in} = VCC
Three-state leakage current (off state)	5V-tolerant ports	I _{TSI}	-	-	1.0	μA	V _{in} = 0 V V _{in} = 5.8 V
	Other ports		-	-	1.0		V _{in} = 0 V V _{in} = VCC
Input pull-up resistor	All ports (except for P200, P214, P215)	R _U	10	20	50	kΩ	V _{in} = 0 V
Input capacitance	put capacitance USB_DP, USB_DM, P200		-	-	30	pF	V _{in} = 0 V
	Other input pins		-	-	15		f = 1 MHz T _a = 25°C





Figure 2.14 V_{OH}/V_{OL} and I_{OH}/I_{OL} temperature characteristics at VCC = 3.3 V when middle drive output is selected (reference data)



Figure 2.15 V_{OH}/V_{OL} and I_{OH}/I_{OL} temperature characteristics at VCC = 5.5 V when middle drive output is selected (reference data)

RENESAS

2.2.9 Operating and Standby Current

Table 2.11Operating and standby current (1) (1 of 2)Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter					Symbol	Typ* ⁹	Мах	Unit	Test Conditions
Supply	High-speed	Normal mode	All peripheral clock	ICLK = 32 MHz	I _{CC}	3.6	-	mA	*7
current*1	mode*2		disabled, while (1) code executing from flash*5	ICLK = 16 MHz		2.4	-		
			, , , , , , , , , , , , , , , , , , ,	ICLK = 8 MHz		1.7	-		
			All peripheral clock	ICLK = 32 MHz		5.6	-		
		disabled, CoreMark code executing from flash*5	ICLK = 16 MHz		3.5	-			
			U U	ICLK = 8 MHz		2.4	-		
			All peripheral clock	ICLK = 32 MHz		9.5	-		*8
			enabled, while (1) code executing from flash*5	ICLK = 16 MHz		5.4	-	_	
			U U	ICLK = 8 MHz		3.3	-		
			All peripheral clock enabled, code executing from flash* ⁵	ICLK = 32 MHz		-	21.0		
		Sleep mode	All peripheral clock	ICLK = 32 MHz		1.5	-		*7
			disabled*5	ICLK = 16 MHz		1.1	-		
				ICLK = 8 MHz		0.9	-		
			All peripheral clock	ICLK = 32 MHz		7.2	-		*8
			enabled*5	ICLK = 16 MHz		4.0	-		
				ICLK = 8 MHz		2.4	-		
		Increase during	BGO operation*6		2.5	-		-	
	Middle-speed	Normal mode	All peripheral clock	ICLK = 12 MHz	I _{CC}	1.7	-	mA	*7
	mode*2		executing from flash*5	ICLK = 8 MHz		1.5	-		
			All peripheral clock disabled, CoreMark code executing from flash* ⁵	ICLK = 12 MHz	2.7	2.7	-		
				ICLK = 8 MHz		1.9	-	-	
			All peripheral clock enabled, while (1) code executing from flash*5	ICLK = 12 MHz	3. 3. -	3.9	-		*8
				ICLK = 8 MHz		3.0	-		
			All peripheral clock enabled, code executing from flash* ⁵	ICLK = 12 MHz		-	8.0		
		Sleep mode	All peripheral clock	ICLK = 12 MHz		0.8	-		*7
			disabled*5	ICLK = 8 MHz		0.8	-		
			All peripheral clock	ICLK = 12 MHz		2.9	-		*8
			enabled*5	ICLK = 8 MHz		2.2	-		
		Increase during	BGO operation*6			2.5	-		-
	Low-speed mode*3	Normal mode	All peripheral clock disabled, while (1) code executing from flash*5	ICLK = 1 MHz	I _{CC}	0.2	-	mA	*7
			All peripheral clock disabled, CoreMark code executing from flash*5	ICLK = 1 MHz		0.3	-		
			All peripheral clock enabled, while (1) code executing from flash*5	ICLK = 1 MHz		0.4	-	-	*8
			All peripheral clock enabled, code executing from flash* ⁵	ICLK = 1 MHz	-	-	2.0		
		Sleep mode	All peripheral clock disabled*5	ICLK = 1 MHz		0.2	-		*7
			All peripheral clock enabled* ⁵	ICLK = 1 MHz]	0.3	-	1	*8



Table 2.21Clock timing (2 of 2)

Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions
Sub-clock oscillation stabilization time*2	t _{SUBOSC}	-	0.5	-	s	Figure 2.28

Note 1. Time until the clock can be used after the main clock oscillator stop bit (MOSCCR.MOSTP) is set to 0 (operating) when the external clock is stable.

Note 2. After changing the setting of the SOSCCR.SOSTP bit to start sub-clock oscillator operation, only start using the sub-clock oscillator after the sub-clock oscillation stabilization wait time elapsed. Use the oscillator wait time value recommended by the oscillator manufacturer.

Note 3. The 48-MHz HOCO can be used within a VCC range of 1.8 V to 5.5 V.

Note 4. The 64-MHz HOCO can be used within a VCC range of 2.4 V to 5.5 V.

Note 5. This is a characteristic when the HOCOCR.HCSTP bit is cleared to 0 (oscillation) in the MOCO stop state. When the HOCOCR.HCSTP bit is cleared to 0 (oscillation) during MOCO oscillation, this specification is shortened by 1 µs.

Note 6. Check OSCSF.HOCOSF to confirm whether stabilization time has elapsed.



Figure 2.25 EXTAL external clock input timing













Table 2.33SCI timing (2)Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parame	Parameter			Symbol	Min	Max	Unit*1	Test conditions
Simple	SCK clock cycle outp	ut (master)		t _{SPcyc}	4	65536	t _{Pcyc}	Figure 2.43
SPI	SCK clock cycle input (slave)				6	65536		
	SCK clock high pulse	width		t _{SPCKWH}	0.4	0.6	t _{SPcyc}	
	SCK clock low pulse	width		t _{SPCKWL}	0.4	0.6	t _{SPcyc}	
	SCK clock rise and fa	all time	1.8V or above	t _{SPCKr,}	-	20	ns	
			1.6V or above	t _{SPCKf}	-	30		
	Data input setup	Master	2.7V or above	t _{SU}	45	-	ns	Figure 2.44 to
	time		2.4V or above		55	-		Figure 2.47
			1.8V or above		80	-		
			1.6V or above		110	-		
		Slave	2.7V or above		40	-		
			1.6V or above		45	-		
	Data input hold time	Master		t _H	33.3	-	ns	
		Slave			40	-		
	SS input setup time			t _{LEAD}	1	-	t _{SPcyc}	
	SS input hold time			t _{LAG}	1	-	t _{SPcyc}	
	Data output delay	Master	1.8V or above	t _{OD}	-	40	ns	
			1.6V or above		-	50	-	
		Slave	2.4V or above		-	65		
			1.8V or above		-	100		
			1.6V or above		-	125		
	Data output hold	Master	2.7V or above	t _{OH}	-10	-	ns	
	time		2.4V or above		-20	-		
			1.8V or above		-30	-		
			1.6V or above		-40	-		
		Slave	1		-10	-		
	Data rise and fall	Master	1.8V or above	t _{Dr,} t _{Df}	-	20	ns	
	time		1.6V or above		-	30		
		Slave	1.8V or above	- 20				
			1.6V or above		-	30		
Simple	Slave access time			t _{SA}	-	6	t _{Pcyc}	Figure 2.47
SPI Slave output releas		time		t _{REL}	-	6	t _{Pcyc}	

Note 1. t_{Pcyc}: PCLKB cycle



Table 2.35 SPI timing (2 of 2)

aranne	eter			Symbol	Min	Max	Unit ^{*1}	Test conditions
ΡI	Data output delay	Master	2.7V or above	t _{OD}	-	14	ns	Figure 2.50 to
		2.4V or above		-	20		Figure 2.55	
			1.8V or above		-	25		С – ЗОрг
			1.6V or above		-	30		
		Slave	2.7V or above		-	50		
			2.4V or above		-	60		
			1.8V or above		-	85		
			1.6V or above		-	110		
	Data output hold	Master		t _{OH}	0	-	ns	
	time	Slave			0	-		
	Successive transmission delay	Master		t _{TD}	t _{SPcyc} + 2 × t _{Pcyc}	8 × t _{SPcyc} + 2 × t _{Pcyc}	ns	
		Slave			6 × t _{Pcyc}	-		
	MOSI and MISO	Output	2.7V or above	t _{Dr,} t _{Df}	-	10	ns	
rise and fall time		2.4V or above		-	15			
			1.8V or above		-	20		
			1.6V or above		-	30		
		Input	·		-	1	μs	-
	SSL rise and fall	Output	2.7V or above	t _{SSLr,} t _{SSLf}	-	10	ns	-
	time		2.4V or above		-	15		
			1.8V or above		-	20		
			1.6V or above		-	30		
		Input			-	1	μs	
	Slave access time		2.4V or above	t _{SA}	-	2 × t _{Pcyc} +100	ns	Figure 2.54 and Figure 2.55 C = 30 _P F
			1.8V or above		-	2 × t _{Pcyc} +140		
			1.6V or above		-	2 × t _{Pcyc} +180		
	Slave output release	time	2.4V or above	t _{REL}	-	2 × t _{Pcyc} +100	ns	
			1.8V or above		-	2 × t _{Pcyc} +140		
			1.6V or above		-	2 × t _{Pcyc} +180		

Note 1. t_{Pcyc}: PCLKB cycle.

Note 2. N is set as an integer from 1 to 8 by the SPCKD register.

Note 3. N is set as an integer from 1 to 8 by the SSLND register.





Figure 2.51 SPI timing (master, CPHA = 0) (bit rate: PCLKB division ratio is set to 1/2)



Figure 2.52 SPI timing (master, CPHA = 1) (bit rate: PCLKB division ratio is set to any value other than 1/2)



IIC Timing 2.3.10

Table 2.36IIC timingConditions: VCC = AVCC0 = 2.7 to 5.5 V

Parameter		Symbol	Min* ¹	Max	Unit	Test conditions
IIC	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 1300	-	ns	Figure 2.56
(standard mode, SMBus)	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 300	-	ns	
embac)	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 300	-	ns	
	SCL, SDA input rise time	t _{Sr}	-	1000	ns	
	SCL, SDA input fall time	t _{Sf}	-	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time (When wakeup function is disabled)	t _{BUF}	3 (6) × t _{IICcyc} + 300	-	ns	
	SDA input bus free time (When wakeup function is enabled)	t _{BUF}	$\begin{array}{c} 3 \ (6) \times t_{IICcyc} + 4 \times t_{Pcyc} \\ + \ 300 \end{array}$	-	ns	
	START condition input hold time (When wakeup function is disabled)	t _{STAH}	t _{IICcyc} + 300	-	ns	
	START condition input hold time (When wakeup function is enabled)	t _{STAH}	$\begin{array}{c} 1 \ (5) \times t_{IICcyc} + t_{Pcyc} + \\ 300 \end{array}$	-	ns	
	Repeated START condition input setup time	t _{STAS}	1000	-	ns	
	STOP condition input setup time	t _{STOS}	1000	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	Cb	-	400	pF	
IIC* ²	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 600	-	ns	Figure 2.56
(Fast mode)	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 300	-	ns	
	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 300	-	ns	
	SCL, SDA input rise time	t _{Sr}	-	300	ns	
	SCL, SDA input fall time	t _{Sf}	-	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time (When wakeup function is disabled)	t _{BUF}	3 (6) × t _{IICcyc} + 300	-	ns	
	SDA input bus free time (When wakeup function is enabled)	t _{BUF}	$\begin{array}{l} 3 \ (6) \times t_{IICcyc} + 4 \times t_{Pcyc} \\ + \ 300 \end{array}$	-	ns	
	START condition input hold time (When wakeup function is disabled)	t _{STAH}	t _{IICcyc} + 300	-	ns	
	START condition input hold time (When wakeup function is enabled)	t _{STAH}	$1(5) \times t_{IICcyc} + t_{Pcyc} + 300$	-	ns	
	Repeated START condition input setup time	t _{STAS}	300	-	ns	
	STOP condition input setup time	t _{STOS}	300	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	Cb	-	400	pF	

 t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle Note:

Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note 2. Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Table 2.43 A/D conversion characteristics (4) in low-power A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VREFH0 = 2.7 to 5.5 V, VSS = AVSS0 = VREFL0 = 0V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Max	Unit	Test Conditions
Absolute accuracy		-	±1.25	±5.0	LSB	High-precision channel
				±8.0	LSB	Other than above
DNL differential nonline	arity error	-	±1.0	-	LSB	-
INL integral nonlinearity	error	-	±1.0	±3.0	LSB	-
14-bit mode		•	•	•	•	
Resolution		-	-	14	Bit	-
Conversion time*1 (Operation at PCLKD = 24 MHz)	Permissible signal source impedance Max. = 1.1 kΩ	2.50	-	-	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh
		3.63	-	-	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h
Offset error		-	±2.0	±18	LSB	High-precision channel
				±24.0	LSB	Other than above
Full-scale error		-	±3.0	±18	LSB	High-precision channel
				±24.0	LSB	Other than above
Quantization error		-	±0.5	-	LSB	-
Absolute accuracy		-	±5.0	±20	LSB	High-precision channel
				±32.0	LSB	Other than above
DNL differential nonline	arity error	-	±4.0	-	LSB	-
INL integral nonlinearity	error	-	±4.0	±12.0	LSB	-

Note: The characteristics apply when no pin functions other than 14-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 2.2.4, I/O VOH, VOL, and Other Characteristics.

Note 3. Reference data.

Table 2.44 A/D conversion characteristics (5) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 2.4 to 5.5 V, VREFH0 = 2.4 to 5.5 V, VSS = AVSS0 = VREFL0 = 0V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Max	Unit	Test Conditions	
Frequency			1	-	16	MHz	-
Analog input capacitance	*2	Cs	-	-	8* ³	pF	High-precision channel
			-	-	9* ³	pF	Normal-precision channel
Analog input resistance		Rs	-	-	2.5* ³	kΩ	High-precision channel
			-	-	6.7* ³	kΩ	Normal-precision channel
Analog input voltage rang	e	Ain	0	-	VREFH0	V	-
12-bit mode							
Resolution			-	-	12	Bit	-
Conversion time ^{*1} (Operation at PCLKD = 16 MHz)	Permissible source imp Max. = 2.2	e signal edance kΩ	3.38	-	-	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh
			5.06	-	-	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h
Offset error			-	±0.5	±4.5	LSB	High-precision channel
					±6.0	LSB	Other than above





Figure 2.62 Equivalent circuit for analog input

Table 2.47	14-bit A/D	converter	channel	classification

Classification	Channel	Conditions	Remarks	
High-precision channel AN000 to AN010		AVCC0 = 1.6 to 5.5 V	Pins AN000 to AN010 cannot be used	
Normal-precision channel AN016 to AN022			as general I/O, TS transmission, when the A/D converter is in use.	
Internal reference voltage input channel	Internal reference voltage	AVCC0 = 2.0 to 5.5 V	-	
Temperature sensor input channel	Temperature sensor output	AVCC0 = 2.0 to 5.5 V	-	

Table 2.48 A/D internal reference voltage characteristics

Conditions: VCC = AVCC0 = VREFH0 = 2.0 to 5.5 V*1

Parameter	Min	Тур	Max	Unit	Test conditions
Internal reference voltage input channel* ²	1.36	1.43	1.50	V	-
Frequency	1	-	2	MHz	-
Sampling time	5.0	-	-	μs	-

Note 1. The internal reference voltage cannot be selected for input channels when AVCC0 < 2.0 V.

Note 2. The 14-bit A/D internal reference voltage indicates the voltage when the internal reference voltage is input to the 14-bit A/D converter.



Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Power-on reset enable time	t _{W (POR)}	1	-	-	ms	Figure 2.67, VCC = below 1.0 V
LVD operation stabilization time (after LVD is enabled)	T _{d (E-A)}	-	-	300	μs	Figure 2.69, Figure 2.70
Hysteresis width (POR)	V _{PORH}	-	110	-	mV	-
Hysteresis width (LVD0, LVD1, and LVD2)	V _{LVH}	-	60	-	mV	LVD0 selected
		-	100	-		V_{det1_0} to V_{det1_2} selected.
		-	60	-		V_{det1_3} to V_{det1_9} selected.
		-	50	-		V_{det1_A} to V_{det1_B} selected.
		-	40	-		V _{det1_C} to V _{det1_F} selected.
		-	60	-		LVD2 selected

Table 2.53	Power-on reset circuit and voltage detection circuit characteristics (2) (2 o	of 2)
------------	---	-------

Note 1. When OFS1.LVDAS = 0

Note 2. When OFS1.LVDAS = 1

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR} , V_{det0} , V_{det1} , and V_{det2} for the POR/LVD.



Figure 2.66 Voltage detection reset timing



Figure 2.67 Power-on reset timing



Figure 2.68 Voltage detection circuit timing (V_{det0})



Figure 2.69 Voltage detection circuit timing (V_{det1})



Comparator Characteristics 2.11

Table 2.55ACMPLP characteristicsConditions: VCC = AVCC0 = 1.8 to 5.5 V, VSS = AVSS0 = 0 V

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Reference voltage	range	V _{REF}	0	-	VCC -1.4	V	-
Input voltage range	e	VI	0	-	VCC	V	-
Internal reference	voltage	-	1.36	1.44	1.50	V	-
Output delay	High-speed mode	T _d	-	-	1.2	μs	VCC = 3.0
	Low-speed mode		-	-	5	μs	Slew rate of input signal > 50 mV/us
	Window mode		-	-	2	μs	
Offset voltage	High-speed mode	-	-	-	50	mV	-
	Low-speed mode	-	-	-	40	mV	-
	Window mode	-	-	-	60	mV	-
Internal reference voltage for window mode		V _{RFH}	-	0.76 × VCC	-	V	-
		V _{RFL}	-	0.24 × VCC	-	V	-
Operation stabilization wait time		T _{cmp}	100	-	-	μs	-



Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in "Packages" on the Renesas Electronics Corporation website.







Revision History	S124 Microcontroller Group Datasheet
------------------	--------------------------------------

Rev.	Date	Summary
1.00	May 19, 2016	1st release
1.01	Oct 3, 2016	2nd release
1.30	Feb 5, 2018	3rd release

Proprietary Notice

All text, graphics, photographs, trademarks, logos, artwork and computer code, collectively known as content, contained in this document is owned, controlled or licensed by or to Renesas, and is protected by trade dress, copyright, patent and trademark laws, and other intellectual property rights and unfair competition laws. Except as expressly provided herein, no part of this document or content may be copied, reproduced, republished, posted, publicly displayed, encoded, translated, transmitted or distributed in any other medium for publication or distribution or for any commercial enterprise, without prior written consent from Renesas.

Arm[®] and Cortex[®] are registered trademarks of Arm Limited. CoreSight[™] is a trademark of Arm Limited.

CoreMark® is a registered trademark of the Embedded Microprocessor Benchmark Consortium.

Magic Packet[™] is a trademark of Advanced Micro Devices, Inc.

SuperFlash[®] is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Other brands and names mentioned in this document may be the trademarks or registered trademarks of their respective holders.

General Precautions

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.