

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI, UART/USART, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	29
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x14b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	40-WFQFN Exposed Pad
Supplier Device Package	40-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7fs124773a01cnf-ac0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm<sup>®</sup>-based 32-bit MCUs that share a common set of Renesas peripherals to facilitate design scalability and efficient platform-based product development.

Based on the energy-efficient Arm Cortex<sup>®</sup>-M0+ core, the MCU is particularly well suited for cost-sensitive and low-power applications with the following features:

- 128-KB code flash memory
- 16-KB SRAM
- Capacitive Touch Sensing Unit (CTSU)
- 14-bit A/D Converter (ADC14)
- 12-bit D/A Converter (DAC12)
- Security features.

# 1.1 Function Outline

# Table 1.1 Arm core

Feature	Functional description
Arm Cortex-M0+	<ul> <li>Maximum operating frequency: up to 32 MHz</li> <li>Arm Cortex-M0+: <ul> <li>Revision: r0p1-00rel0</li> <li>Armv6-M architecture profile</li> <li>Single-cycle integer multiplier.</li> </ul> </li> <li>SysTick timer <ul> <li>Driven by SYSTICCLK (LOCO) or ICLK.</li> </ul> </li> </ul>

Feature Functional description			
Code flash memory	Maximum 128 KB code flash memory. See section 37, Flash Memory in User's Manual.		
Data flash memory	4 KB data flash memory. See section 37, Flash Memory in User's Manual.		
Option-setting memory	The option-setting memory determines the state of the MCU after a reset. See section 6, Option-Setting Memory in User's Manual.		
SRAM	On-chip high-speed SRAM with even parity bit. See section 36, SRAM in User's Manua		

#### Table 1.3 System (1 of 2)

Feature	Functional description
Operating mode	Two operating modes: • Single-chip mode • SCI boot mode. See section 3, Operating Modes in User's Manual.
Reset	<ul> <li>9 types of resets:</li> <li>RES pin reset</li> <li>Power-on reset</li> <li>Independent watchdog timer reset</li> <li>Watchdog timer reset</li> <li>Voltage monitor 0 reset</li> <li>Voltage monitor 1 reset</li> <li>Voltage monitor 2 reset</li> <li>SRAM parity error reset</li> <li>Software reset.</li> <li>See section 5, Resets in User's Manual.</li> </ul>
Low Voltage Detection (LVD)	The Low Voltage Detection (LVD) monitors the voltage level input to the VCC pin and the detection level can be selected using a software program. See section 7, Low Voltage Detection (LVD) in User's Manual.



Feature	Functional description         • Main clock oscillator (MOSC)         • Sub-clock oscillator (SOSC)         • High-speed on-chip oscillator (HOCO)         • Middle-speed on-chip oscillator (MOCO)         • Low-speed on-chip oscillator (LOCO)         • Independent watchdog timer on-chip oscillator         • Clock out support.         See section 8, Clock Generation Circuit in User's Manual.					
Clock						
Clock Frequency Accuracy Measurement Circuit (CAC)	The Clock Frequency Accuracy Measurement Circuit (CAC) is used to check the system clock frequency with a reference clock signal by counting the number of pulses of the system clock to be measured. The reference clock can be provided externally through a CACREF pin or internally from various on-chip oscillators. Event signals can be generated when the clock does not match or measurement ends. This feature is particularly useful in implementing a fail-safe mechanism for home and industrial automation applications. See section 9, Clock Frequency Accuracy Measurement Circuit (CAC) in User's Manual.					
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the NVIC/DTC module and DMAC module. The ICU also controls NMI interrupts. See section 12, Interrupt Controller Unit (ICU) in User's Manual.					
Key interrupt function (KINT)	A key interrupt can be generated by setting the Key Return Mode register (KRM) and inputti a rising or falling edge to the key interrupt input pins. See section 17, Key Interrupt Functior (KINT) in User's Manual.					
Low Power Mode	Power consumption can be reduced in multiple ways, including setting clock dividers, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes. See section 10, Low Power Modes in User's Manual.					
Register Write Protection	The Register Write Protection function protects important registers from being overwritten due to software errors. See section 11, Register Write Protection in User's Manual.					
Watchdog Timer (WDT)	The Watchdog Timer (WDT) is a 14-bit down-counter. It can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh th WDT. In addition, a non-maskable interrupt or interrupt can be generated by an underflow. Th refresh-permitted period can be set to refresh the counter and used as the condition to detect when the system runs out of control. See section 22, Watchdog Timer (WDT) in User's Manual.					
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) consists of a 14-bit down-counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt/interrupt for a timer underflow. Because the timer operates with an independent, dedicated clock source, it is particularly useful in returning the MCU to a known state as a fail safe mechanism when the system runs out of control. The watchdog timer can be triggered automatically on reset, underflow, or refresh error, or by a refresh of the count value in the registers. See section 23, Independent Watchdog Timer (IWDT) in User's Manual.					

## Table 1.4 Event Link

Feature	Functional description			
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the interrupt requests generated by various peripheral modules as event signals to connect them to different modules, enabling direct interaction between the modules without CPU intervention. See section 15, Event Link Controller (ELC) in User's Manual.			

# Table 1.5 Direct memory access


Feature	Functional description
Data Transfer Controller (DTC)	The MCU incorporates a Data Transfer Controller (DTC) that performs data transfers when activated by an interrupt request. See section 14, Data Transfer Controller (DTC) in User's Manual.



Feature	Functional description			
AES	See section 38, AES Engine in User's Manual			
True Random Number Generator (TRNG)	See section 39, True Random Number Generator (TRNG) in User's Manual			

# 1.2 Block Diagram

Figure 1.1 shows the block diagram of the MCU superset. Individual devices within the group may have a subset of the features.



# Figure 1.1 Block diagram

# 1.3 Part Numbering

Figure 1.2 shows how to read the product part number, memory capacity, and package types. Table 1.12 shows a list of products.

Parameter	Symbol	Value	Min	Тур	Max	Unit
Power supply voltages	VCC*1, *2	When USBFS is not used	1.6	-	5.5	V
		When USBFS is used USB Regulator Disable	VCC_USB	-	3.6	V
		When USBFS is used USB Regulator Enable	VCC_USB _LDO	-	5.5	V
	VSS	-	-	0	-	V
USB power supply voltages	VCC_USB	When USBFS is not used	-	VCC	-	V
		When USBFS is used USB Regulator Disable (Input)	3.0	3.3	3.6	V
	VCC_USB_LDO	When USBFS is not used	-	VCC	-	V
		When USBFS is used USB Regulator Enable	3.8	-	5.5	V
		When USBFS is used USB Regulator Disable	-	VCC	-	V
	VSS_USB		-	0	-	V
Analog power supply voltages	AVCC0*1, *2		1.6	-	5.5	V
	AVSS0		-	0	-	V
	VREFH0	When used as ADC14 Reference	1.6	-	AVCC0	V
	VREFL0		-	0	-	V

Note 1. Use AVCC0 and VCC under the following conditions: AVCC0 and VCC can be set individually within the operating range when VCC ≥ 2.2 V and AVCC0 ≥ 2.2 V AVCC0 = VCC when VCC < 2.2 V or AVCC0 < 2.2 V.

Note 2. When powering on the VCC and AVCC0 pins, power them on at the same time or the VCC pin first and then the AVCC0 pin.



#### I/O I<sub>OH</sub>, I<sub>OL</sub> 2.2.3

Parameter			Symbol	Min	Тур	Max	Unit
Permissible output current	Ports P000 to P004,	-	I <sub>ОН</sub>	-	-	-4.0	mA
(average value per pin)	P010 to P015, P212, P213		I <sub>OL</sub>	-	-	4.0	mA
	Ports P408, P409	Low drive*1	I <sub>ОН</sub>	-	-	-4.0	mA
			I <sub>OL</sub>	-	-	4.0	mA
		Middle drive*2 VCC = 2.7 to 3.0 V	I <sub>OH</sub>	-	-	-8.0	mA
		VCC = 2.7 to 3.0 V	I <sub>OL</sub>	-	-	8.0	mA
		Middle drive*2 VCC = 3.0 to 5.5 V	I <sub>OH</sub>	-	-	-20.0	mA
		VCC = 3.0 to 5.5 V	I <sub>OL</sub>	-	-	20.0	mA
	Other output pins*3	Low drive*1	I <sub>OH</sub>	-	-	-4.0	mA
			I <sub>OL</sub>	-	-	4.0	mA
		Middle drive*2	I <sub>ОН</sub>	-	-	-8.0	mA
			I <sub>OL</sub>	-	-	8.0	mA
Permissible output current (max value per pin)	Ports P000 to P004, P010 to P015, P212, P213	-	I <sub>ОН</sub>	-	-	-4.0	mA
	F01010F013, F212, F213		I <sub>OL</sub>	-	-	4.0	mA
	Ports P408, P409	Low drive*1	I <sub>OH</sub>	-	-	-4.0	mA
			I <sub>OL</sub>	-	-	4.0	mA
		Middle drive*2 VCC = 2.7 to 3.0 V	I <sub>OH</sub>	-	-	-8.0	mA
		VCC - 2.7 to 3.0 V	I <sub>OL</sub>	-	-	8.0	mA
		Middle drive*2 VCC = 3.0 to 5.5 V	I <sub>ОН</sub>	-	-	-20.0	mA
		VCC - 3.0 to 5.5 V	I <sub>OL</sub>	-	-	20.0	mA
	Other output pins*3	Low drive*1	I <sub>OH</sub>	-	-	-4.0	mA
			I <sub>OL</sub>	-	-	4.0	mA
		Middle drive*2	I <sub>OH</sub>	-	-	-8.0	mA
			I <sub>OL</sub>	-	-	8.0	mA
Permissible output current	Total of ports P000 to P004, P07	10 to P015	ΣI <sub>OH (max)</sub>	-	-	-30	mA
(max value total pins)			Σl <sub>OL (max)</sub>	-	-	30	mA
	Total of all output pin		ΣI <sub>OH (max)</sub>	-	-	-60	mA
			ΣI <sub>OL (max)</sub>	-	-	60	mA

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in this table. The average output current indicates the average value of current measured during 100 µs.

Note 1. This is the value when low driving ability is selected with the Port Drive Capability bit in the PmnPFS register. Note 2. This is the value when middle driving ability is selected with the Port Drive Capability bit in the register.

Note 3. Except for Ports P200, P214, P215, which are input ports.



# Table 2.11Operating and standby current (1) (2 of 2)Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter	bly Low-voltage mode*3 Normal mode All peripheral clock disabled, while (1) code executing from flash*5 All peripheral clock				Symbol	Typ* <sup>9</sup>	Max	Unit	Test Conditions
Supply current*1		Normal mode	disabled, while (1) code	ICLK = 4 MHz	I <sub>CC</sub>	1.4	-	mA	*7
			disabled, CoreMark code	ICLK = 4 MHz		1.4	-		
			enabled, while (1) code	ICLK = 4 MHz		2.1	-		*8
			enabled, code executing	ICLK = 4 MHz		-	4.0		
		Sleep mode		ICLK = 4 MHz		0.9	-		*7
				ICLK = 4 MHz		1.6	-		*8
	Subosc- speed mode* <sup>4</sup>	Normal mode	All peripheral clock disabled, while (1) code executing from flash* <sup>5</sup>	ICLK = 32.768 kHz	Icc	5.9	-	μA	*7
			All peripheral clock enabled, while (1) code executing from flash* <sup>5</sup>	ICLK = 32.768 kHz		13.0	-		*8
			All peripheral clock enabled, code executing from flash* <sup>5</sup>	ICLK = 32.768 kHz		-	55.0		
		Sleep mode	All peripheral clock disabled*5	ICLK = 32.768 kHz	1	3.2	-		*7
			All peripheral clock enabled*5	ICLK = 32.768 kHz		10.0	-	1	*8

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.

Note 2. The clock source is HOCO.

Note 3. The clock source is MOCO.

Note 4. The clock source is the sub-clock oscillator.

Note 5. This does not include BGO operation.

Note 6. This is the increase for programming or erasure of the flash memory for data storage during program execution.

Note 7. PCLKB and PCLKD are set to divided by 64.

Note 8. PCLKB and PCLKD are the same frequency as that of ICLK.

Note 9. VCC = 3.3 V.






Figure 2.17 Voltage dependency in high-speed operating mode (reference data)




Figure 2.18 Voltage dependency in middle-speed operating mode (reference data)

RENESAS






Figure 2.19 Voltage dependency in low-speed operating mode (reference data)





RENESAS




Figure 2.22 Temperature dependency in Software Standby mode (reference data)




Figure 2.23 Temperature dependency of RTC operation (reference data)

Tab	ole 2.1	3	Operatin	g and	l standby current (3) (1 of 2	2)
~		1100			\ /	

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Analog power	During A/D conversion (at high-speed conversion)	IAVCC	-	-	3.0	mA	-
supply current	During A/D conversion (at low-power conversion)		-	-	1.0	mA	-
	During D/A conversion*1		-	0.4	0.8	mA	-
	Waiting for A/D and D/A conversion (all units)*5		-	-	1.0	μA	-
Reference	During A/D conversion	I <sub>REFH0</sub>	-	-	150	μA	-
power supply current	ower supply		-	-	60	nA	-
Temperature ser	isor	I <sub>TNS</sub>	-	75	-	μA	-



# 2.2.10 VCC Rise and Fall Gradient and Ripple Frequency

## Table 2.14 Rise and fall gradient characteristics

Conditions: VCC = AVCC0 = 0 to 5.5 V

Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions
Power-on VCC	Voltage monitor 0 reset disabled at startup	SrVCC	0.02	-	2	ms/V	-
rising gradient	Voltage monitor 0 reset enabled at startup*1, *2		0.02	-	-		
	SCI Boot mode*2		0.02	-	2		

Note 1. When OFS1.LVDAS = 0.

Note 2. At boot mode, the reset from voltage monitor 0 is disabled regardless of the value of OFS1.LVDAS bit.

## Table 2.15 Rising and falling gradient and ripple frequency characteristics

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

The ripple voltage must meet the allowable ripple frequency  $f_{r(VCC)}$  within the range between the VCC upper limit (5.5 V) and lower limit (1.6 V).

When the VCC change exceeds VCC ±10%, the allowable voltage change rising and falling gradient dt/dVCC must be met.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Allowable ripple frequency	f <sub>r (VCC)</sub>	-	-	10	kHz	Figure 2.24 $V_{r (VCC)} \leq VCC \times 0.2$
		-	-	1	MHz	Figure 2.24 V <sub>r (VCC)</sub> ≤ VCC × 0.08
		-	-	10	MHz	Figure 2.24 $V_{r (VCC)} \leq VCC \times 0.06$
Allowable voltage change rising and falling gradient	dt/dVCC	1.0	-	-	ms/V	When VCC change exceeds VCC ±10%




Figure 2.24 Ripple waveform



# 2.3.2 Clock Timing

# Table 2.21Clock timing (1 of 2)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
EXTAL external clock input cy	cle time	t <sub>Xcyc</sub>	50	-	-	ns	Figure 2.25
EXTAL external clock input hig	gh pulse width	t <sub>XH</sub>	20	-	-	ns	
EXTAL external clock input low	v pulse width	t <sub>XL</sub>	20	-	-	ns	
EXTAL external clock rising tir	ne	t <sub>Xr</sub>	-	-	5	ns	
EXTAL external clock falling ti	me	t <sub>Xf</sub>	-	-	5	ns	
EXTAL external clock input wa	ait time* <sup>1</sup>	t <sub>EXWT</sub>	0.3	-	-	μs	-
EXTAL external clock input fre	quency	f <sub>EXTAL</sub>	-	-	20	MHz	2.4 ≤ VCC ≤ 5.5
			-	-	8		1.8 ≤ VCC < 2.4
			-	-	1		1.6 ≤ VCC < 1.8
Main clock oscillator oscillation	n frequency	f <sub>MAIN</sub>	1	-	20	MHz	2.4 ≤ VCC ≤ 5.5
			1	-	8		1.8 ≤ VCC < 2.4
			1	-	4		1.6 ≤ VCC < 1.8
LOCO clock oscillation freque	ncy	f <sub>LOCO</sub>	27.8528	32.768	37.6832	kHz	-
LOCO clock oscillation stabiliz	ation time	t <sub>LOCO</sub>	-	-	100	μs	Figure 2.26
IWDT-dedicated clock oscillati	on frequency	f <sub>ILOCO</sub>	12.75	15	17.25	kHz	-
MOCO clock oscillation freque	ency	f <sub>MOCO</sub>	6.8	8	9.2	MHz	-
MOCO clock oscillation stabilized	zation time	t <sub>MOCO</sub>	-	-	1	μs	-
HOCO clock oscillation freque	ncy	f <sub>HOCO24</sub>	23.64	24	24.36	MHz	Ta = -40 to -20°C 1.8 ≤ VCC ≤ 5.5
			22.68	24	25.32		Ta = -40 to 85°C 1.6 ≤ VCC < 1.8
			23.76	24	24.24		Ta = -20 to 85°C 1.8 ≤ VCC ≤ 5.5
			23.52	24	24.48	_	Ta = 85 to 105°C 2.4 ≤ VCC ≤ 5.5
		f <sub>HOCO32</sub>	31.52	32	32.48		Ta = -40 to -20°C 1.8 ≤ VCC ≤ 5.5
			30.24	32	33.76	_	Ta = -40 to 85°C 1.6 ≤ VCC < 1.8
			31.68	32	32.32	_	Ta = $-20 \text{ to } 85^{\circ}\text{C}$ 1.8 $\leq$ VCC $\leq$ 5.5
			31.36	32	32.64	_	Ta = 85 to $105^{\circ}$ C 2.4 $\leq$ VCC $\leq$ 5.5
		f <sub>HOCO48*</sub> ³	47.28	48	48.72	_	Ta = $-40$ to $-20^{\circ}$ C 1.8 $\leq$ VCC $\leq$ 5.5
						_	Ta = -20 to 85°C 1.8 ≤ VCC ≤ 5.5 Ta = 85 to 105°C
		f A	47.04	48	48.96	_	$a = 85 \text{ to } 105^{\circ}\text{C}$ 2.4 $\leq$ VCC $\leq$ 5.5 Ta = -40 to -20^{\circ}\text{C}
		f <sub>HOCO64*</sub> 4	63.04	64	64.96	_	2.4 ≤ VCC ≤ 5.5
			63.36	64	64.64	_	Ta = $-20 \text{ to } 85^{\circ}\text{C}$ 2.4 $\leq$ VCC $\leq$ 5.5
			62.72	64	65.28		Ta = 85 to 105°C 2.4 ≤ VCC ≤ 5.5
HOCO clock oscillation stabilization time* <sup>5, *6</sup>	Except low- voltage mode	t <sub>HOCO24</sub> t <sub>HOCO32</sub>	-	-	37.1	μs	Figure 2.27
		t <sub>HOCO48</sub>	-	-	43.3	4	
		t <sub>HOCO64</sub>	-	-	80.6	4	
	Low-voltage mode	<sup>t</sup> носо24 <sup>t</sup> носо32 <sup>t</sup> носо48 <sup>t</sup> носо64	-	-	100.9		
	frequency	*HUCU64		32.768	-	kHz	








Figure 2.45 SCI simple SPI mode timing (master, CKPH = 0)














Figure 2.50 SPI timing (master, CPHA = 0) (bit rate: PCLKB division ratio is set to any value other than 1/2)



# Table 2.42 A/D conversion characteristics (3) in high-speed A/D conversion mode (2 of 2) Conditions: VCC = AVCC0 = 2.4 to 5.5 V, VREFH0 = 2.4 to 5.5 V, VSS = AVSS0 = VREFL0 = 0V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Max	Unit	Test Conditions
DNL differential nonline	arity error	-	±1.0	-	LSB	-
INL integral nonlinearity	/ error	-	±1.0	±3.0	LSB	-
14-bit mode					1	
Resolution		-	-	14	Bit	-
(Operation at s	Permissible signal source impedance Max. = $1.3 \text{ k}\Omega$	1.59	-	-	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0Dh
		2.44	-	-	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 28h
Offset error		-	±2.0	±18	LSB	High-precision channel
				±24.0	LSB	Other than above
Full-scale error		-	±3.0	±18	LSB	High-precision channel
				±24.0	LSB	Other than above
Quantization error		-	±0.5	-	LSB	-
Absolute accuracy		-	±5.0	±20	LSB	High-precision channel
				±32.0	LSB	Other than above
DNL differential nonlinearity error		-	±4.0	-	LSB	-
INL integral nonlinearity error		-	±4.0	±12.0	LSB	-

Note: The characteristics apply when no pin functions other than 14-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 2.2.4, I/O VOH, VOL, and Other Characteristics.

Note 3. Reference data.

#### Table 2.43 A/D conversion characteristics (4) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VREFH0 = 2.7 to 5.5 V, VSS = AVSS0 = VREFL0 = 0V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter			Min	Тур	Max	Unit	Test Conditions
Frequency			1	-	24	MHz	-
Analog input capacitan	ce*2	Cs	-	-	8* <sup>3</sup>	pF	High-precision channel
			-	-	9* <sup>3</sup>	pF	Normal-precision channel
Analog input resistance		Rs	-	-	2.5* <sup>3</sup>	kΩ	High-precision channel
			-	-	6.7* <sup>3</sup>	kΩ	Normal-precision channel
Analog input voltage ra	inge	Ain	0	-	VREFH0	V	-
12-bit mode		1	•			•	
Resolution		-	-	12	Bit	-	
Conversion time <sup>*1</sup> (Operation at PCLKD = 24 MHz)	Permissible signal source impedance Max. = 1.1 kΩ		2.25	-	-	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh
			3.38	-	-	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h
Offset error			-	±0.5	±4.5	LSB	High-precision channel
					±6.0	LSB	Other than above
Full-scale error			-	±0.75	±4.5	LSB	High-precision channel
					±6.0	LSB	Other than above
Quantization error			-	±0.5	-	LSB	-



Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Power-on reset enable time	t <sub>W (POR)</sub>	1	-	-	ms	Figure 2.67, VCC = below 1.0 V
LVD operation stabilization time (after LVD is enabled)	T <sub>d (E-A)</sub>	-	-	300	μs	Figure 2.69, Figure 2.70
Hysteresis width (POR)	V <sub>PORH</sub>	-	110	-	mV	-
Hysteresis width (LVD0, LVD1, and LVD2)	V <sub>LVH</sub>	-	60	-	mV	LVD0 selected
		-	100	-		V <sub>det1_0</sub> to V <sub>det1_2</sub> selected.
		-	60	-		V <sub>det1_3</sub> to V <sub>det1_9</sub> selected.
		-	50	-		V <sub>det1_A</sub> to V <sub>det1_B</sub> selected.
		-	40	-		$V_{det1_C}$ to $V_{det1_F}$ selected.
		-	60	-		LVD2 selected

Note 1. When OFS1.LVDAS = 0

Note 2. When OFS1.LVDAS = 1

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels  $V_{POR}$ ,  $V_{det0}$ ,  $V_{det1}$ , and  $V_{det2}$  for the POR/LVD.




Figure 2.66 Voltage detection reset timing




Figure 2.67 Power-on reset timing

# Table 2.60 Data flash characteristics (2)

High-speed operating mode

Conditions: VCC = AVCC0 = 2.7 to 5.5 V

					ICLK = 4 MHz			ICLK = 32 MHz			
Parameter		Symbol	Min	Тур	Max	Min	Тур	Max	Unit		
Programming time	1-byte	t <sub>DP1</sub>	-	52.4	463	-	42.1	387	μs		
Erasure time	1-KB	t <sub>DE1K</sub>	-	8.98	286	-	6.42	237	ms		
Blank check time	1-byte	t <sub>DBC1</sub>	-	-	24.3	-	-	16.6	μs		
	1-KB	t <sub>DBC1K</sub>	-	-	1872	-	-	512	μs		
Suspended time during erasing		t <sub>DSED</sub>	-	-	13.0	-	-	10.7	μs		
Data flash STOP recovery time		t <sub>DSTOP</sub>	5	-	-	5	-	-	μs		

Note 1. Does not include the time until each operation of the flash memory is started after instructions are executed by the software.

Note 2. The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 3. The frequency accuracy of ICLK must be ±3.5% while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

# Table 2.61 Data flash characteristics (3)

#### Middle-speed operating mode Conditions: VCC = AVCC0 = 1.8 to 5.5 V, Ta = -40 to +85°C

			ICLK = 4 MHz			ICLK = 8 MHz			
Parameter		Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Programming time	1-byte	t <sub>DP1</sub>	-	94.7	886	-	89.3	849	μs
Erasure time	1-KB	t <sub>DE1K</sub>	-	9.59	299	-	8.29	273	ms
Blank check time	1-byte	t <sub>DBC1</sub>	-	-	56.2	-	-	52.5	μs
	1-KB	t <sub>DBC1K</sub>	-	-	2.17	-	-	1.51	ms
Suspended time during erasing t <sub>DS</sub>		t <sub>DSED</sub>	-	-	23.0	-	-	21.7	μs
Data flash STOP recovery time t <sub>DS</sub> -		t <sub>DSTOP</sub>	720	-	-	720	-	-	ns

Note 1. Does not include the time until each operation of the flash memory is started after instructions are executed by the software.


Note 2. The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 3. The frequency accuracy of ICLK must be ±3.5% while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.



# Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in "Packages" on the Renesas Electronics Corporation website.











Figure 1.3 LGA 36-pin









# **General Precautions**

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

# 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.