



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Detalls	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	CSIO, I ² C, LINbus, SmartCard, UART/USART, USB
Peripherals	I ² S, LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e1c32d0agv20000

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



S6E1C3 Series

LCC-64P-M25



Note:

The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.



List of Pin Functions

The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

				Pin	no.	
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32	WLCSP
			QFN-64	QFN-48	QFN-32	(TBD)
	ADTG_5		39	-	-	-
ADC	ADTG_6	A/D converter external trigger input pin	8	8	7	-
-	ADTG_7		23	-	-	-
	AN00		40	28	18	-
-	AN01		41	29	19	-
-	AN02		42	30	20	-
100	AN03	A/D converter analog input pin.	43	31	21	-
ADC	AN04	ANxx describes ADC ch.xx.	44	32	-	-
-	AN05		45	33	-	-
	AN06		46	34	22	-
	AN07		47	35	23	-
	TIOA0_0		20	-	-	-
Base Timer 0	TIOA0_1	Base timer ch.0 TIOA pin	11	10	-	-
	TIOB0_1	Base timer ch.0 TIOB pin	5	5	-	-
	TIOA1_0		21	-	-	-
Base Timer 1 TIOA1_1		Base timer ch.1 TIOA pin	12	11	-	-
-	TIOA1_2		4	4	-	-
	TIOA2_0		22	-	-	-
-	TIOA2_1	Base timer ch.2 TIOA pin	13	12	-	-
Base Timer 2	TIOA2_2		33	25	17	-
-	TIOB2_1		7	7	6	-
-	TIOB2_2	Base timer ch.2 TIOB pin	61	47	-	-
	TIOA3_0		23	-	-	-
Base Timer 3	TIOA3_1	Base timer ch.3 TIOA pin	14	-	-	-
-	TIOB3_0	Base timer ch.3 TIOB pin	24	-	-	-
	TIOA4_1	Base timer ch.4 TIOA pin	15	-	-	-
Base Timer 4	TIOB4_1	Base timer ch.4 TIOB pin	9	-	-	-
	TIOA5_1		16	-	-	-
Base Timer 5	TIOA5_2	Base timer ch.5 TIOA pin	56	42	29	-
-	TIOB5_1	Base timer ch.5 TIOB pin	10	-	-	-
	TIOA6_1	Base timer ch.6 TIOA pin	63	-	-	-
Base Timer 6	TIOB6_1	Base timer ch.6 TIOB pin	62	-	-	-
	 TIOA7_1	Base timer ch.7 TIOA pin	46	34	22	-
Base Timer 7	TIOB7_0		55	41	28	-
-	 TIOB7_1	Base timer ch.7 TIOB pin	47	35	23	-
	SWCLK	Serial wire debug interface clock input pin	53	40	27	-
Debugger	SWDIO	Serial wire debug interface data input / output pin	55	41	28	-



				Pin	no.	
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32	WLCSP
			QFN-64	QFN-48	QFN-32	(TBD)
	INT00_0	External interrupt request 00 input pin	1	1	2	-
	INT00_1	External interrupt request of input pin	56	42	29	-
	INT01_0	External interrupt request 01 input pin	2	2	3	-
	INT02_0	External interrupt request 02 input pin	3	3	4	-
	INT02_1	External interrupt request of input pin	41	29	19	-
	INT03_0		11	10	-	-
	INT03_1	External interrupt request 03 input pin	44	32	-	-
	INT03_2		5	5	-	-
	INT04_0	External interrupt request 04 input pin	8	8	7	-
External	INT04_2	External interrupt request 04 input pin	6	6	5	-
Interrupt	INT05_1	External interrupt request 05 input pin	38	27	-	-
	INT05_2	External interrupt request 05 input pin	7	7	6	-
	INT06_1	External interrupt request 06 input pin	51	39	26	-
	INT06_2	 External interrupt request 06 input pin 	26	18	-	-
	INT07_2	External interrupt request 07 input pin	4	4	-	-
	INT08_1	External interrupt request 08 input pin	10	-	-	-
	INT12_1	External interrupt request 12 input pin	20	-	-	-
	INT13_1	External interrupt request 13 input pin	21	-	-	-
	INT15_1	External interrupt request 15 input pin	33	25	17	-
	NMIX	Non-Maskable Interrupt input pin	64	48	1	-
	P00		52	-	-	-
	P01		53	40	27	-
	P02		54	-	-	-
	P03		55	41	28	-
GPIO	P05	General-purpose I/O port 0	56	42	29	-
	P0B		62	-	-	-
	P0C	-	63	-	-	-
	P0F	-	64	48	1	-
	P10		40	28	18	-
	P11	-	41	29	19	-
	P12	-	42	30	20	-
	P13		43	31	21	-
	P14		44	32	-	-
	P15		45	33	-	-
GPIO	P1A	General-purpose I/O port 1	38	27	-	-
	P1B	1	37	26	-	-
	P1C		36	-	-	-
	P1D	1	35	-	-	-
	P1E	1	34	-	-	-
	P1F	1	39	-	-	-
	P21	1	51	39	26	_
GPIO	P22	_ General-purpose I/O port 2	47	35	23	_
0.10	P23			34	22	_



			Pin no.					
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32	WLCSP (TBD)		
	SIN1_1	Multi-function serial interface ch.1 input pin	41	29	19	-		
	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA1 when used as an I2C pin (operation mode 4).	42	30	20	-		
Multi-function Serial 1	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when used as a CSIO pin (operation mode 2) and as SCL1 when used as an I2C pin (operation mode 4).	43	31	21	-		
	SCS10_1	Multi-function serial interface ch.1 serial chip select 0 input/output pin.	44	32	-	-		
	SCS11_1	Multi-function serial interface ch.1 serial chip select 1 output pin.	45	33	-	-		
	SIN3_1	Multi-function serial interface ch.3 input pin	1	1	2	-		
Multi-function Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA3 when used as an I2C pin (operation mode 4).	2	2	3	-		
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when used as a CSIO (operation mode 2) and as SCL3 when used as an I2C pin (operation mode 4).	3	3	4	-		
	SIN4_1	Multi-function serial interface ch.4 input pin	38	27	-	-		
	SOT4_1 (SDA4_1)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA4 when used as an I2C pin (operation mode 4).	37	26	-	-		
Multi-function Serial 4	SCK4_1 (SCL4_1)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when used as a CSIO (operation mode 2) and as SCL4 when used as an I2C pin (operation mode 4).	36	-	-	-		
	CTS4_1	Multi-function serial interface ch4 CTS input pin	35	-	-	-		
	RTS4_1	Multi-function serial interface ch4 RTS output pin	34	-	-	-		





			Pin no.					
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32	WLCSP (TBD)		
	WKUP0	Deep Standby mode return signal input pin 0	64	48	1	-		
	WKUP1	Deep Standby mode return signal input pin 1	41	29	19	-		
	WKUP2	Deep Standby mode return signal input pin 2	51	39	26	-		
Low Power	WKUP3	Deep Standby mode return signal input pin 3	56	42	29	-		
Consumption Mode	WKUP4	Deep Standby mode return signal input pin 4	52	-	-	-		
	WKUP5	Deep Standby mode return signal input pin 5	54	-	-	-		
	WKUP6	Deep Standby mode return signal input pin 6	62	-	-	-		
	WKUP7	Deep Standby mode return signal input pin 7	63	-	-	-		
I2C Slave	SI2CSCL6_1	I2C Clock Pin	6	6	5	-		
12C Slave	SI2CSDA6_1	I2C Data Pin	7	7	6	-		
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	32	24	16	-		
	MD0	Mode 0 pin. During normal operation, input MD0="L". During serial programming to Flash memory, input MD0="H".	17	13	8	-		
MODE	MD1	Mode 1 pin. During normal operation, input is not needed. During serial programming to Flash memory, MD1 = "L" must be input.	56	42	29	-		
	X0	Main clock (oscillation) input pin	18	14	9	-		
	X0A	Sub clock (oscillation) input pin	30	22	14	-		
	X1	Main clock (oscillation) I/O pin	19	15	10	-		
CLOCK	X1A	Sub clock (oscillation) I/O pin	31	23	15	-		
	CROUT_1	Built-in high-speed CR oscillation clock output port	64	48	1	-		
	VCC		27	19	11	-		
POWER	VCC	Power supply pin	48	36	24	-		
	VCC		57	43	-	-		
	VSS		29	21	13	-		
GND	VSS	GND pin	60	46	32	-		
Analog	AVRH *	A/D converter analog reference voltage input pin	49	37	-	-		
Reference	AVRL	A/D converter analog reference voltage input pin	50	38	25	-		
C pin	С	Power supply stabilization capacitance	28	20	12	-		

*: In case of 32-pin package, AVRH pin is internally connected to VCC pin.



Latch-Up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

(1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.

(2) Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.



11.4 AC Characteristics


11.4.1 Main Clock Input Characteristics

		4000 to 140000
(V _{CC} = 1.65 V to 3.6		$40^{\circ}(.10 + 105^{\circ}(.))$
	, , , , , , , , , , , A	

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks		
Farameter	Symbol	name	Conditions	Min	Max	Unit	Rellidiks		
			$V_{CC} \ge 2.7V$	8	48	MHz	When the crystal		
Input frequency	Fau	E	F _{CH}		$V_{CC} < 2.7V$	8	20		oscillator is connected
Input nequency	r CH		-	8	48	MHz	When the external clock is used		
Input clock cycle	t _{CYLH}	X0, X1	-	20.83	125	ns	When the external clock is used		
Input clock pulse width	-		Pwh/tcylh, Pwl/tcylh	45	55	%	When the external clock is used		
Input clock rising time and falling time	t _{CF,} t _{CR}		-	-	5	ns	When the external clock is used		
	F _{CM}	-	-	-	40.8	MHz	Master clock		
Internal operating	F _{cc}	-	-	-	40.8	MHz	Base clock (HCLK/FCLK)		
clock ^{*1} frequency	F _{CP0}	-	-	-	40.8	MHz	APB0 bus clock*2		
	F _{CP1}	-	-	-	40.8	MHz	APB1 bus clock*2		
	t _{суссм}	-	-	24.5	-	ns	Master clock		
Internal operating	t _{cycc}	-	-	24.5	-	ns	Base clock (HCLK/FCLK)		
clock ^{*1} cycle time	t _{CYCP0}	-	-	24.5	-	ns	APB0 bus clock*2		
*4. [t _{CYCP1}	-	-	24.5	-	ns	APB1 bus clock*2		

*1: For details of each internal operating clock, refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

*2: For details of the APB bus to which a peripheral is connected, see "8. Block Diagram".





11.4.3 Built-in CR Oscillation Characteristics

Built-in High-Speed CR

(V_{CC}= 1.65 V to 3.6 V, V_{SS} = 0 V, T_A=- 40°C to +105°C)

Parameter	Symbol	Conditions		Value		Unit	Remarks
Farameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Clock frequency	F _{CRH}	Ta = - 40°C to + 105°C,	7.84	8	8.16	MHz	After trimming *1
Frequency stabilization time	t _{CRWT}	-	-	-	300	μs	*2

*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

*2: This is time from the trim value setting to stable of the frequency of the High-speed CR clock. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

Built-in Low-Speed CR

(V_{CC}= 1.65 V to 3.6 V, V_{SS}= 0 V, T_A=- 40°C to +105°C)

Parameter	Symbol	Conditions	Value		Unit	Remarks	
Falameter	Symbol	Conditions	Min	Тур	Max	Onit	Reillaiks
Clock frequency	f _{CRL}	-	50	100	150	kHz	



11.4.4 Operating Conditions of Main PLL

(In the Case of Using the Main Clock as the Input Clock of the PLL)


 $(V_{CC}= 1.65 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS}= 0 \text{ V}, \text{ T}_{A}=-40^{\circ}\text{C to }+105^{\circ}\text{C})$

Parameter	Symphol	Value		Unit	Remarks	
Parameter	Symbol	Min	Тур	Мах	Unit	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	50	-	-	μs	
PLL input clock frequency	F _{PLLI}	8	-	16	MHz	
PLL multiple rate	-	5	-	18	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	75	-	150	MHz	
Main PLL clock frequency* ²	FCLKPLL	-	-	40	MHz	
USB clock frequency* ³	F _{CLKSPLL}	-	-	48	MHz	

*1: The wait time is the time it takes for PLL oscillation to stabilize.

*2: For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

*3: For more information about USB clock, see "Chapter: USB Clock Generation" in "FM0+ Family Peripheral Manual Communication Macro Part".



11.4.5 Operating Conditions of Main PLL

(In the Case of Using the Built-in High-Speed CR Clock as the Input Clock of the Main PLL)

 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	tьоск	50	-	-	μs	
PLL input clock frequency	F _{PLLI}	7.84	8	8.16	MHz	
PLL multiple rate	-	9	-	18	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	75	-	150	MHz	
Main PLL clock frequency* ²	F _{CLKPLL}	-	-	40.8	MHz	

*1: The wait time is the time it takes for PLL oscillation to stabilize.

*2: For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

Note:



 For the main PLL source clock, input the high-speed CR clock (CLKHC) whose frequency and temperature have been trimmed. When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.

11.4.6 Reset Input Characteristics


 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = -40^{\circ}\text{C to } +105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
i ulumotoi	Cymbol	Name	Contaitionio	Min Max		onne	Romanico
Reset input time	t _{INITX}	INITX	-	500	-	ns	

11.4.7 Power-on Reset Timing

(V_{CC}= 1.65 V to 3.6 V, V_{SS}= 0 V, T_A=- 40°C to +105°C)

Parameter	Symbol	Pin	Valu	ne	Unit	Remarks
Falameter	Symbol	Name	Min	Max	Unit	Reillarks
Power supply rising time	t _{VCCR}		0	-	ms	
Power supply shut down time	t _{OFF}	VCC	1	-	ms	
Time until releasing Power-on reset	t _{PRT}		0.43	3.4	ms	




Glossary


 \Box VCC_minimum : Minimum V_{CC} of recommended operating conditions.

□ VDH_minimum : Minimum detection voltage of Low-Voltage detection reset.

See "11.7 Low-Voltage Detection Characteristics".









SPI (SPI=1, SCINV=0)

_		Pin		V _{cc} < 2	7 V	V _{cc} ≥	2 7 V		
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	unit	
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns	
$SCK \uparrow \to SOT \text{ delay time}$	t _{sноvi}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns	
$SIN \to SCK \downarrow setup \ time$	t _{IVSLI}	SCKx, SINx	Master mode	50	-	36	-	ns	
$SCK \downarrow \to SIN \text{ hold time}$	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns	
$\text{SOT} \rightarrow \text{SCK} \downarrow \text{delay time}$	t _{SOVLI}	SCKx, SOTx		2 t _{CYCP} - 30	-	2 t _{CYCP} - 30	-	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns	
$SCK \uparrow \to SOT$ delay time	t _{shove}	SCKx, SOTx		-	50	-	33	ns	
$SIN \to SCK \downarrow setup time$	t _{IVSLE}	SCKx, SINx	Slave mode	10	-	10	-	ns	
$SCK \downarrow \to SIN \text{ hold time}$	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns	
SCK falling time	tF	SCKx	1	-	5	-	5	ns	
SCK rising time	tR	SCKx]	-	5	-	5	ns	

(V_{CC}= 1.65 V to 3.6 V, V_{SS}= 0 V, T_A=- 40°C to +105°C)

Notes:

- The above AC characteristics are for clock synchronous mode.

t_{CYCP} represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".

- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L=30 pF




11.4.12 I²S Timing (MFS-I2S Timing)

Master Mode Timing

(V_{CC}= 1.65 V to 3.6 V, V_{SS}= 0 V, T_A=- 40°C to +105°C)

Parameter Symbo Pin		Conditions	V _{cc} < 2	2.7 V	V _{cc} ≥ 2.7 V		Unit	
Farameter	Ĩ	Name	Conditions	Min	Max	Min	Max	Unit
MI2SCK max frequency (*1)	F _{MI2SCK}	MI2SCKx		-	6.144	-	6.144	MHz
I ² S clock cycle time (*1)	t _{ICYC}	MI2SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
I ² S clock Duty cycle	Δ	MI2SCKx		45%	55%	45%	55%	
		MI2SCKx						
$\begin{array}{l} MI2SCK \downarrow \ \rightarrow \ MI2SWS \ delay \\ time \end{array}$	t _{SWDT}	MI2ŚWS x		-30	+30	-20	+20	ns
		^ MI2SCKx	С _L =30 рF					
$\begin{array}{l} MI2SCK \downarrow \ \rightarrow \ MI2SDO \ delay \\ time \end{array}$	t _{SDDT}	MI2SOIX MI2SDO x		-30	+30	-20	+20	ns
$\begin{array}{rl} MI2SDI \ \rightarrow \ MI2SCK \ \uparrow \ setup \\ time \end{array}$	t _{DSST}	MI2SCKx , MI2SDIx		50	-	36	-	ns
$\begin{array}{rcl} MI2SCK & \uparrow & \rightarrow & MI2SDI \text{ hold} \\ time \end{array}$	t _{SDHT}	MI2SCKx , MI2SDIx		0	-	0	-	ns
MI2SCK falling time	tF	MI2SCKx		-	5	-	5	ns
MI2SCK rising time	tR	MI2SCKx		-	5	-	5	ns

*1: I²S clock should meet the multiple of PCLK(t_{ICYC}) and the frequency less than F_{MI2SCK} meantime. The detail information please refer to Chapter I²S of Communication Macro Part of Peripheral Manual.






Definitions of 12-bit A/D Converter Terms

Resolution:

Analog variation that is recognized by an A/D converter.

Deviation of the line between the zero-transition point (0b00000000000 $\leftrightarrow \rightarrow$ 0b00000000001) and the ■Integral Nonlinearity: full-scale transition point (0b1111111110 $\leftarrow \rightarrow 0b11111111111)$ from the actual conversion characteristics.

Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.





11.6 USB Characteristics

Parameter		Symbol		Conditions	Value		Unit	Demerke	
	Parameter	Symbol	Name	Conditions	Min	Мах	Unit	Remarks	
	Input H level voltage	Vін		-	2.0	V _{CC} + 0.3	v	*1	
Input characteristics	Input L level voltage	VIL		-	V _{ss} – 0.3	0.8	V	*1	
	Differential input sensitivity	Vdi		-	0.2	-	V	*2	
	Differential common mode range	Vсм		-	0.8	2.5	V	*2	
	Output H level voltage	Vон		External pull-down resistance = 15 kΩ	2.8	3.6	v	*3	
	Output L level voltage	Vol	UDP0, UDM0	External pull-up resistance = 1.5 kΩ	0.0	0.3	V	*3	
	Crossover voltage	VCRS		-	1.3	2.0	V	*4	
Output	Rising time	tFR		Full-speed	4	20	ns	*5	
characteristic	Falling time	tFF		Full-speed	4	20	ns	*5	
	Rising/Falling time matching tFF			Full-speed	90	111.11	%	*5	
	Output impedance ZDRV Rising time tLR			Full-speed	28	44	Ω	*6	
			1	Low-speed	75	300	ns	*7	
	Falling time	tlf		Low-speed	75	300	ns	*7	
	Rising/Falling time matching	t LRFM		Low-speed	80	125	%	*7	

(V_{CC}=3.0 V to 3.6 V, V_{SS}=0 V, T_A=- 40°C to +105°C)


*1 : The switching threshold voltage of single-end-receiver of USB I/O buffer is set as within VIL(Max)=0.8 V, VIH(Min)=2.0 V (TTL input standard).

There are some hysteresis to lower noise sensitivity.

*2 : Use differential-receiver to receive USB differential data signal.

Differential-receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.

Above voltage range is the common mode input voltage range.




*3 : The output drive capability of the driver is below 0.3 V at Low-state (VoL) (to 3.6 V and 1.5 kΩ load), and 2.8 V or above




(to the VSS and 1.5 k Ω load) at high-state (VOH)

*4 : The cross voltage of the external differential output signal (D+ / D-) of USB I/O buffer is within 1.3 V to 2.0 V.



*5 : The indicate rising time (Trise) and falling time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ±10% to minimize RFI emission.




*6 : USB Full-speed connection is performed via twist pair cable shield with 90 Ω ± 15% characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from 28Ω to 44Ω . So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with 25 Ω to 33 Ω (recommendation value : 27 $\Omega)$ series resistor Rs.



Low-Speed Load (Compliance Load)





11.8 Flash Memory Write/Erase Characteristics

(V_{CC}=1.65 V to 3.6 V, T_A=- 40°C to +105°C)

Parameter		Value			Unit	Remarks	
Faramete	÷1	Min	Тур	Max	Unit	Remarks	
Sector erase time	Large sector	-	1.1	2.7		The sector erase time includes the time of	
Sector erase time	Small sector	-	0.3	.3 0.9 s	s	writing prior to internal erase.	
Halfword (16-bit) write	e time	-	30	528	μs	The halfword (16-bit) write time excludes the system-level overhead.	
Chip erase time		-	4.5	11.7	s	The chip erase time includes the time of writing prior to internal erase.	

*: The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.

Write/Erase Cycle and Data Hold Time

Write/Erase Cycle	Data Hold Time (Year)	Remarks
1,000	20*	
10,000	10*	

*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).



13. Package Dimensions

