

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IDE, Memory Card, SPI, UART/USART
Peripherals	DMA, I <sup>2</sup> S, POR, Serial Audio, WDT
Number of I/O	57
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.08V ~ 1.32V
Data Converters	A/D 6x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/scf5250cag120

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1.2.2 DMA Controller

The SCF5250 provides four fully programmable DMA channels for quick data transfer. Single and dual address mode is supported with the ability to program bursting and cycle stealing. Data transfer is selectable as 8, 16, 32, or 128-bits. Packing and unpacking is supported.

Two internal audio channels and the dual UART can be used with the DMA channels. All channels can perform memory to memory transfers. The DMA controller has a user-selectable, 24- or 16-bit counter and a programmable DMA exception handler.

External requests are not supported.

# 1.2.3 Enhanced Multiply and Accumulate Module (EMAC)

The integrated EMAC unit provides a common set of DSP operations and enhances the integer multiply instructions in the ColdFire architecture. The EMAC provides functionality in three related areas:

- 1. Faster signed and unsigned integer multiplies
- 2. New multiply-accumulate operations supporting signed and unsigned operands
- 3. New miscellaneous register operations

Multiplies of 16x16 and 32x32 with 48-bit accumulates are supported in addition to a full set of extensions for signed and unsigned integers plus signed, fixed-point fractional input operands. The EMAC has a single-clock issue for 32x32-bit multiplication instructions and implements a four-stage execution pipeline.

## 1.2.4 Instruction Cache

The instruction cache improves system performance by providing cached instructions to the execution unit in a single clock. The SCF5250 processor uses a 8K-byte, direct-mapped instruction cache to achieve 107 MIPS at 120 MHz. The cache is accessed by physical addresses, where each 16-byte line consists of an address tag and a valid bit. The instruction cache also includes a bursting interface for 16-bit and 8-bit port sizes to quickly fill cache lines.

# 1.2.5 Internal 128-KByte SRAM

The 128-KByte on-chip SRAM is available in two banks, SRAM0 (64K) and SRAM1 (64K). It provides one clock-cycle access for the ColdFire core. This SRAM can store processor stack and critical code or data segments to maximize performance. Memory in SRAM1 can be accessed under DMA.

# 1.2.6 SDRAM Controller

The SCF5250 SDRAM controller provides a glueless interface for one bank of SDRAM up to 32 MB (256 Mbits). The controller supports a 16-bit data bus. A unique addressing scheme allows for increases in system memory size without rerouting address lines and rewiring boards. The controller operates in page mode, non-page mode, and burst-page mode and supports SDRAMS.



# 1.2.16 IDE and SmartMedia Interfaces

The SCF5250 system bus allows connection of an IDE hard disk drive or SmartMedia flash card with a minimum of external hardware. The external hardware consists of bus buffers for address and data and are intended to reduce the load on the bus and prevent SDRAM and Flash accesses to propagate to the IDE bus. The control signals for the buffers are generated in the SCF5250.

Low cost version SCF5250LPV100 and SCF5250LAG100 does not run production test for the IDE/CF/SD/MMC interfaces. Freescale does not guarantee these interfaces will work on these two devices.

# 1.2.17 Analog/Digital Converter (ADC)

The six channel ADC is a based on the Sigma-Delta concept with 12-bit resolution. Both the analogue comparator and digital sections of the ADC are provided internally. An external integrator circuit (resistor/capacitor) is required, which is driven by the ADC output. A software interrupt is provided when the ADC measurement cycle is complete.

# 1.2.18 I<sup>2</sup>C Module

The two-wire  $I^2C$  bus interface, which is compliant with the Philips  $I^2C$  bus standard, is a bidirectional serial bus that exchanges data between devices. The  $I^2C$  bus minimizes the interconnection between devices in the end system and is best suited for applications that need occasional bursts of rapid communication over short distances among several devices. Bus capacitance and the number of unique addresses limit the maximum communication length and the number of devices that can be connected.

# 1.2.19 Chip-Selects

Up to four programmable chip-select outputs provide signals that enable glueless connection to external memory and peripheral circuits. The base address, access permissions and automatic wait-state insertion are programmable with configuration registers. These signals also interface to 16-bit ports.

CS0 is active after reset to provide boot-up from external FLASH/ROM.

# 1.2.20 GPIO Interface

A total of 60 General Purpose inputs and 57 General Purpose outputs are available. These are multiplexed with various other signals. Seven of the GPIO inputs have edge sensitive interrupt capability.

# 1.2.21 Interrupt Controller

The interrupt controller provides user-programmable control of a total of 57 interrupts. There are 49 internal interrupt sources. In addition, there are 7 GPIOs where interrupts can be generated on the rising or falling edge of the pin. All interrupts are autovectored and interrupt levels are programmable.



## Table 2. SCF5250 Signal Index

Signal Name	Signal Name Mnemonic Function		Input/ Output	Reset State	
Address	A[24:1] A[23]/GPO54	24 address lines, address line 23 multiplexed with GPO54 and address 24 is multiplexed with A20 (SDRAM access only).	Out	х	
Read-write control	R/W	Bus write enable - indicates if read or write cycle in progress	Out	Н	
Output enable	OE	Output enable for asynchronous memories connected to chip selects	Out	negated	
Data	D[31:16]	Data bus used to transfer word data	In/Out	Hi-Z	
Synchronous row address strobe	SDRAS/GPIO59	Row address strobe for external SDRAM.	Out	negated	
Synchronous column address strobe	SDCAS/GPIO39	Column address strobe for external SDRAM	Out	negated	
SDRAM write enable	SDWE/GPIO38	Write enable for external SDRAM	Out	negated	
SDRAM upper byte enable	SDUDQM/GPO53	Indicates during write cycle if high byte is written	Out	-	
SDRAM lower byte enable	SDLDQM/GPO52	Indicates during write cycle if low byte is written	Out	-	
SDRAM chip selects	SD_CS0/GPIO60	SDRAM chip select	In/Out	negated	
SDRAM clock enable	BCLKE/GPIO63	SDRAM clock enable	Out	-	
System clock	BCLK/GPIO40	SDRAM clock output	In/Out	_	
ISA bus read strobe	IDE-DIOR/GPIO31 (CS2)	There is 1 ISA bus read strobe and 1 ISA bus write strobe. They allow connection	In/Out	-	
ISA bus write strobe	IDE-DIOW/GPIO32 (CS2)	of one independent ISA bus peripherals, e.g. an IDE slave device.	In/Out	-	
ISA bus wait signal	IDE-IORDY/GPIO33	ISA bus wait line - available for both busses	In/Out	_	
Chip Selects[2:0]	CS0/CS4 CS1/QSPI_CS3/GPIO28	Enables peripherals at programmed addresses. CS[0] provides boot ROM selection	Out In/Out	negated	
Buffer enable 1	BUFENB1/GPIO29	Two programmable buffer enables allow	In/Out	-	
Buffer enable 2	BUFENB2/GPIO30	seamless steering of external buffers to split data and address bus in sections.	In/Out	-	
Transfer acknowledge	TA/GPIO12	Transfer Acknowledge signal	In/Out	-	
Wake Up	WAKE_UP/GPIO21	Wake-up signal input	In	-	
Serial Clock Line	SCL0/SDATA1_BS1/GPIO41 SCL1/TXD1/GPIO10	Clock signal for Dual I <sup>2</sup> C module operation	In/Out	-	
Serial Data Line	SDA0/SDATA3/GPIO42 SDA1/RXD1/GPIO44	Serial data port for second I <sup>2</sup> C module operation	In/Out	_	
Receive Data	SDA1/RXD1/GPIO44 RXD0/GPIO46	Signal is receive serial data input for DUART	In	-	



Signal Name Mnemonic		Function	Input/ Output	Reset State
Transmit Data	SCL1/TXD1/GPIO10 TXD0/GPIO45	Signal is transmit serial data output for DUART	Out	_
Request-To-Send	DDATA3/RTS0/GPIO4 DDATA1/RTS1/SDATA2_BS2/GPIO2	DUART signals a ready to receive data query	Out	-
Clear-To-Send	DDATA2/CTSO/GPIO3 DDATA0/CTS1/SDATA0_SDIO1/GPIO1	Signals to DUART that data can be transmitted to peripheral	In	_
Timer Output	SDATAO1/TOUT0/GPIO18	Capable of output waveform or pulse generation	Out	_
IEC958 inputs	EBUIN1/GPIO36 EBUIN2/SCLK_OUT/GPIO13 EBUIN3/CMD_SDIO2/GPIO14 QSPI_CS0/EBUIN4/GPIO15	audio interfaces IEC958 inputs	In	-
IEC958 outputs	EBUOUT1/GPIO37 QSPI_CS1/EBUOUT2/GPIO16	audio interfaces IEC958 outputs	Out	_
Serial data in	SDATAI1/GPIO17 SDATAI3/GPIO8	audio interfaces serial data inputs	In	-
Serial data out	SDATAO1/TOUT0/GPIO18 SDATAO2/GPIO34	audio interfaces serial data outputs	In/Out Out	-
Word clock	LRCK1/GPIO19 LRCK2/GPIO23 LRCK3/GPIO43/AUDIO_CLOCK	audio interfaces serial word clocks	In/Out	_
Bit clock	SCLK1/GPIO20 SCLK2/GPIO22 SCLK3/GPIO35	audio interfaces serial bit clocks	In/Out	_
Serial input	EF/GPIO6	error flag serial in	In/Out	_
Serial input	CFLG/GPIO5	C-flag serial in	In/Out	_
Subcode clock	RCK/QSPI_DIN/QSPI_DOUT/ GPIO26	audio interfaces subcode clock	In/Out	_
Subcode sync	QSPI_DOUT/SFSY/GPIO27	audio interfaces subcode sync	In/Out	-
Subcode data	QSPI_CLK/SUBR/GPIO25	audio interfaces subcode data	In/Out	-
Clock frequency trim	XTRIM/GPIO0	clock trim control	Out	-
Audio clocks out	MCLK1/GPIO11 QSPI_CS2/MCLK2/GPIO24	DAC output clocks	Out	_
Audio clock in	LRCK3/GPIO43/AUDIO_CLOCK	Optional Audio clock Input	-	_
		•		

## Table 2. SCF5250 Signal Index (continued)



Signal Name	Mnemonic	Function	Input/ Output	Reset State
Processor Status	PST0/GPIO50 PST1/GPIO49 PST2/INTMON2/GPIO48 PST3/INTMON1/GPIO47	Indicates internal processor status.	In/Out	Hi-Z
Processor Clock	PSTCLK/GPIO51	processor clock output	Out	-
Test Clock	тск	Clock signal for IEEE 1149.1A JTAG.	In	-
Test Reset/Development Serial Clock	TRST/DSCLK	Multiplexed signal that is asynchronous reset for JTAG controller. Clock input for debug module.	In	-
Test Mode Select/ Break Point	TMS/BKPT	Multiplexed signal that is test mode select in JTAG mode and a hardware break-point in debug mode.	In	-
Test Data Input / Development Serial Input	TDI/DSI	Multiplexed serial input for the JTAG or background debug module.	In	_
Test Data Output/Development Serial Output	TDO/DSO	Multiplexed serial output for the JTAG or background debug module.	Out	-

## Table 2. SCF5250 Signal Index (continued)

# 3.1 GPIO

Many pins have an optional GPIO function.

- General purpose input is always active, regardless of state of pin.
- General purpose output or primary output is determined by the appropriate setting of the Pin Multiplex Control Registers, GPIO-FUNCTION, GPIO1-FUNCTION and PIN-CONFIG.
- At Power-on reset, all pins are set to their primary function.

# 3.2 SCF5250 Bus Signals

These signals provide the external bus interface to the SCF5250 processor.

## 3.2.1 Address Bus

- The address bus provides the address of the byte or most significant byte of the word or longword being transferred. The address lines also serve as the DRAM address pins, providing multiplexed row and column address signals.
- Bits 23 down to 1 and 24 of the address are available. A24 is intended to be used with 256 Mbit DRAM's. Signals are named:
  - A[23:1]
  - A20/24



# 3.12 Subcode Interface

There is a 3-line subcode interface on the SCF5250 processor. This 3-line subcode interface allows the device to format and transmit subcode in EIAJ format to a CD channel encoder device. The three signals are described in Table 9.

Signal name	Description
RCK/QSPI_DIN/QSPI_DOUT/GPIO26	Subcode clock input. When pin is used as subcode clock, this pin is driven by the CD channel encoder.
QSPI_DOUT/SFSY/GPIO27	Subcode sync output This signal is driven high if a subcode sync needs to be inserted in the EFM stream.
QSPI_CLK/SUBR/GPIO25	Subcode data output This signal is a subcode data out pin.

## Table 9. Subcode Interface Signal

# 3.13 Analog to Digital Converter (ADC)

The ADOUT signal on the ADOUT/SCLK4/GPIO58 pin provides the reference voltage in PWM format. This output requires an external integrator circuit (resistor/capacitor) to convert it to a DC level to be input to the ADREF pin.

The six AD inputs are each fed to their own comparator. The reference input to each (ADREF) is then multiplexed as only one AD comparison can be made at any one time.

## NOTE

To use the ADINx as General Purpose inputs (rather than there analogue function) it is necessary to generate a fixed comparator voltage level of VDD/2. This can be accomplished by a potential divider network connected to the ADREF pin. However in portable applications where stand-by power consumption is important the current taken by the divider network (in stand-by mode) could be excessive. Therefore it is possible to generate a VDD/2 voltage by selecting SCLK4 output mode and feeding this clock signal (which is 50% duty cycle) through an external integration circuit. This would generate a voltage level equal to VDD/2 but would be disabled when stand-by mode was selected.

# 3.14 Secure Digital/Memory Stick Card Interface

The device has a versatile flash card interface that supports both Secure Digital and Memory Stick cards. The interface can either support one Secure Digital or two Memory Stick cards. No mixing of card types is possible. Table 10 gives the pin descriptions.

Flash Memory Signal	Description
EBUIN2/SCLKOUT/GPIO13	Clock out for both Memory Stick interfaces and for Secure Digital
EBUIN3/CMD_SDIO2/GPIO14	Secure Digital command line Memory Stick interface 2 data I/O

PST[3:0]		Definition	
(HEX)	(BINARY)	Demniion	
\$0	0000	Continue execution	
\$1	0001	Begin execution of an instruction	
\$2	0010	Reserved	
\$3	0011	Entry into user-mode	
\$4	0100	Begin execution of PULSE and WDDATA instructions	
\$5	0101	Begin execution of taken branch or Synch_PC <sup>1</sup>	
\$6	0110	Reserved	
\$7	0111	Begin execution of RTE instruction	
\$8	1000	Begin 1-byte data transfer on DDATA	
\$9	1001	Begin 2-byte data transfer on DDATA	
\$A	1010	Begin 3-byte data transfer on DDATA	
\$B	1011	Begin 4-byte data transfer on DDATA	
\$C	1100	Exception processing <sup>2</sup>	
\$D	1101	Emulator mode entry exception processing <sup>2</sup>	
\$E	1110	Processor is stopped, waiting for interrupt <sup>2</sup>	
\$F	1111	Processor is halted <sup>2</sup>	

<sup>1</sup> Rev. B enhancement.

<sup>2</sup> These encodings are asserted for multiple cycles.

# 3.19 BDM/JTAG Signals

The SCF5250 complies with the IEEE 1149.1A JTAG testing standard. The JTAG test pins are multiplexed with background debug pins.

# 3.20 Clock and Reset Signals

The clock and reset signals configure the SCF5250 processor and provide interface signals to the external system.

# 3.20.1 Reset In

Asserting  $\overline{\text{RSTI}}$  causes the SCF5250SCF5250 to enter reset exception processing. When  $\overline{\text{RSTI}}$  is recognized, the data bus is tri-stated.



Rating	Symbol	Value	Units
Supply Core Voltage	V <sub>cc</sub>	-0.5 to +2.5	V
Maximum Core Operating Voltage	V <sub>cc</sub>	+1.32	V
Minimum Core Operating Voltage	V <sub>cc</sub>	+1.08	V
Supply I/O Voltage	V <sub>cc</sub>	-0.5 to +4.6	V
Maximum I/O Operating Voltage	V <sub>cc</sub>	+3.6	V
Minimum I/O Operating Voltage	V <sub>cc</sub>	+3.0	V
Input Voltage	V <sub>in</sub>	-0.5 to +6.0	V
Storage Temperature Range	T <sub>stg</sub>	-65 to150	°C

### Table 14. Maximum Ratings

Table 15 provides the recommended operating temperatures for the SCF5250 processor.

### Table 15. Operating Temperature

Characteristic	Symbol	Value	Units
Maximum Operating Ambient Temperature	T <sub>Amax</sub>	85 <sup>1</sup>	°C
Minimum Operating Ambient Temperature	T <sub>Amin</sub>	-40	°C

This published maximum operating ambient temperature should be used only as a system design guideline. All device operating parameters are guaranteed only when the junction temperature does not exceed 105°C.

Table 16 provides the recommended operating supply voltages for the SCF5250 processor.

## Table 16. Recommended Operating Supply Voltages

Pin Name	Min	Тур	Мах
CORE-VDD	1.08V	1.2V	1.32V
CORE-VSS	-	gnd	-
PAD-VDD	3.0V	3.3v	3.6V
PAD-VSS	-	gnd	-
ADVDD	3.0V	3.3v	3.6V
ADGND	-	gnd	-
OSCPAD-VDD	3.0V	3.3v	3.6V
OSCPAD-GND	-	gnd	-
PLLCORE1VDD	1.08V	1.2V	1.32V
PLLCORE1GND	-	gnd	-
PLLCORE2VDD	1.08V	1.2v	1.32V
PLLCORE2GND	-	gnd	-
LIN	3.0v	3.3V	3.6V

1



Table 17 provides the linear regulator operating specifications for the SCF5250 processor.

Table 17. Linear Regulator	<sup>1</sup> Operating Specification
----------------------------	--------------------------------------

Characteristic	Symbol	Min	Тур	Мах
Input Voltage	Vin	3.0V	3.3V	3.6
Output Voltage (LINOUT)	Vout	1.14V	1.2V	1.26V
Output Current	lout	-	100mA	150mA
Power Dissipation	Pd	-	-	436uW
Load Regulation (10% lout $\ge$ 90% lout)	-	40mV	50mV	60mV
Power Supply Rejection	PSRR	_	40dB	_

<sup>1</sup> A pmos regulator is employed as a current source in this Linear regulator, so a 10µF capacitor (ESR 0 ... 5 Ohm) is needed on the output pin (LINOUT) to integrate the current. Typically this will require the use of a Tantalum type capacitor.

## Table 18 provides the DC electrical specifications.

### Table 18. DC Electrical Specifications (I/O Vcc = 3.3 Vdc ± 0.3 Vdc)

Characteristic	Symbol	Min	Max	Units
Operation Voltage Range for I/O	V <sub>cc</sub>	3.0	3.6	V
Input High Voltage	V <sub>IH</sub>	2	5.5	V
Input Low Voltage	V <sub>IL</sub>	-0.3	0.8	V
Input Leakage Current @ 0.0 V /3.3 V During Normal Operation	l <sub>in</sub>	-	±1	μμΑ
Hi-Impedance (Three-State) Leakage Current @ 0.0 V/3.3 V During Normal Operation	I <sub>TSI</sub>	-	±1	μμΑ
Output High Voltage I <sub>OH</sub> = 8mA <sup>1</sup> , 4mA <sup>2</sup> , 2mA <sup>3</sup>	V <sub>OH</sub>	2.4	-	V
Output Low Voltage I <sub>OL</sub> = 8mA <sup>1</sup> , 4mA <sup>2</sup> , 2mA <sup>3</sup>	V <sub>OL</sub>	-	0.4	V
Schmitt Trigger Low to High Threshold Point <sup>6</sup>	V <sub>T+</sub>	1.47	-	V
Schmitt Trigger High to Low Threshold Point <sup>6</sup>	V <sub>T-</sub>	-	.95	V
Load Capacitance (DATA[31:16], SCLK[4:1], SCLKOUT, EBUOUT[2:1], LRCK[3:1], SDATAO[2:1], CFLG, EF, DDATA[3:0], PST[3:0], PSTCLK, IDE-DIOR, IDE-DIOW, IORDY)	CL	_	50	pF
Load Capacitance (ADDR[24:9], BCLK)	CL	-	40	pF
Load Capacitance (BCLKE, SDCAS, SDRAS, SDLDQM, SD_CS0, SDUDQM, SDWE, BUFENB[2:1])	CL	-	30	pF
Load Capacitance (SDA0, SDA1, SCL0, SCL1, CMD_SDIO2, SDATA2_BS2, SDATA1_BS1, SDATA0_SDIO1, CS0/CS4, CS1, OE, R/W, TA, TXD[1:0], XTRIM, TDO/DSO, RCK, SFSY, SUBR, SDATA3, TOUT0, QSPID_OUT, QSPICS[3:0], GP[6:5])	CL	_	20	pF



Figure 3 and Figure 4 provide the input and output AC timing definition diagrams and Table 21 and Table 22 provide the input and output AC timing parameters.




Figure 3. Input/Output Timing Definition-I

SCF5250 Data Sheet: Technical Data, Rev. 1.3



Num	Characteristic <sup>1</sup>		Max	Units
H1	HIZ to High Impedance	_	tbd	ns
H2	HIZ to Low Impedance	_	tbd	ns

Table 22. Output AC Timing Specification (continued)


<sup>1</sup> AC timing specs assume 40pF load capacitance on BCLK and a 50pF load capacitance on output pins. If this value is different, the input and output timing specifications would need to be adjusted to match the clock load.

<sup>2</sup> Outputs (8mA): DATA[31:16], ADDR[25,23:9]

<sup>3</sup> Outputs (4mA): SDRAS, SDCAS, SDWE, SD\_CS0, SDUDQM, SDLDQM, BCLKE

<sup>4</sup> High Impedance (Three-State): DATA[31:16]

### Figure 5 and Table 23 provide the timing diagram and timing parameters for the Debug AC.



### Figure 5. Debug AC Timing Definition Diagram

Num	Characteristic		Мах	Units
D1	PSTCLK to signal Valid (Output valid)	-	6	ns
D2	PSTCLK to signal Invalid (Output hold)		-	ns
D3 <sup>2</sup>	3 <sup>2</sup> Signal Valid to PSTCLK (Input setup)		-	ns
D4	PSTCLK to signal Invalid (Input hold)	5		ns

<sup>1</sup> AC timing specs assume 50pF load capacitance on PSTCLK and output pins. If this value is different, the input and output timing specifications would need to be adjusted to match the clock load.

<sup>2</sup> DSCLK and DSI are internally synchronized. This setup time must be met only if recognition on a particular clock is required.



Figure 14 provides the SCLK input/output, SDATA input timing diagram and Table 33 provides the timing parameters.




Figure 14. SCLK Input/Output, SDATA Input Timing Diagram

## Table 33. SCLK Input/Output, SDATA Input Timing Specifications

Num	Characteristic	Min	Max	Units
TSU	SDATAI IN to SCLKn	-5	-	ns
TH	SCLK rise to SDATAI	3	_	ns

# 5 Pin-Out and Package Information

Visit the URL [http://www.freescale.com/coldfire] and choose the documentation library to obtain information on the mechanical characteristics of the SCF5250 integrated microprocessor. Thermal characteristics are not available at this time.

The SCF5250 is available in a 144 pin QFP and a 196 pin MAPBGA package. Use Table 34 to find the information desired.

For Chip Package		See
	Pin assignments	Table 35 on page 37
144 pin QFP	Package drawings	Figure 15 on page 42 Figure 16 on page 43 Figure 17 on page 44
	Pin assignments	Table 36 on page 45
196 MAPBGA	Package drawings	Figure 18 on page 52 Figure 19 on page 53
	Ball map	Figure 20 on page 54

Table 34. Section Quick Reference

# 5.1 144 QFP Pin Assignments

The SCF5250 can be assembled in 144-pin QFP package. Table 35 provides the pin assignments for the package.



144 QFP Pin Number	Name	Туре	Description	Pin State After Reset
86	DDATA2/CTS0/GPIO3	I/O	Debug / UART0 CTS	Out / HIGH
87	DDATA3/RTS0/GPIO4	I/O	Debug / UART0 RTS	Out / HIGH
88	SCL1/TXD1/GPIO10	I/O	I2C1 clock line / second UART transmit data output	Out / LOW
89	CORE VDD	-	-	-
90	CORE GND	-	-	-
91	SDA1/RXD1/GPIO44	I/O	I2C1 data line / second UART receive data input	Hi-Z
92	PAD VDD	_	-	_
93	TXD0/GPIO45	I/O	First UART transmit data output	Out / HIGH
94	RXD0/GPIO46	I/O	First UART receive data input	In / LOW
95	PST3/INTMON1/ GPIO47	I/O	Debug / interrupt monitor output 1	Out / HIGH
96	PST2/INTMON2/GPIO48	I/O	Debug / interrupt monitor output 2	Out / HIGH
97	PAD GND	-	-	-
98	PST1/GPIO49	I/O	Debug	Out / HIGH
99	PST0/GPIO50	I/O	Debug	Out / HIGH
100	PSTCLK/GPIO51	I/O	Debug	Out / clock output
101	TDO/DSO	0	JTAG/debug	BDM
102	TDI/DSI	I	JTAG/debug	BDM
103	ТСК	I	JTAG	BDM
104	TMS/BKPT	I	JTAG/debug	BDM
105	TRST/DSCLK	I	JTAG/Debug	BDM
106	RSTI	I	Reset	Х
107	SCLK2/GPIO22	I/O	Audio interfaces serial clock 2	In / LOW
108	LRCK2/GPIO23	I/O	Audio interfaces EBU out 1	In /LOW
109	LINOUT	А	Linear regulator output	Х
110	LININ	А	Linear regulator input	Х
111	LINGND	-	Linear regulator ground	Х
112	SDATAO2/GPIO34	I/O	Audio interfaces serial data output 2	Out / LOW
113	MCLK1/GPIO11	I/O	Audio master clock output 1	Out / clock output
114	HI-Z	I	JTAG	Х
115	TEST2	I	Test	Х

## Table 35. 144 QFP Pin Assignments (continued)

	MOTOROLA	MECHANICA	MECHANICAL OUTLINES		ENT NO:	98ASS23177W			
	Semiconductor Products Sector RIGHT MOTOROLA, INC. ALL RIGHTS RESERVED	DICTIO	DNARY	PAGE:		918			
ELECTRONIC DIRECTLY FROM PAGE IN I	VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED A THE FINAL MANUFACTURING STRATEGIC OPERATIONS WEB PDF FORMAT. PRINTED VERSIONS ARE UNCONTROLLED.	DO NOT SCALE	THIS DRAWING	ISSUE:	D	DATE: 22AUG00			
	NOTES:								
1. A	1. ALL DIMENSIONS ARE IN MILLIMETERS.								
2.	INTERPRET DIMENSIONS A	ND TOLERANCES	PER ASME Y14.	5M-1994	4.				
3. [	DATUMS B, C AND D TO E	BE DETERMINED	AT DATUM PLANE	н.					
	THE TOP PACKAGE BODY S	SIZE MAY BE SM	ALLER THAN THE	BOTTOM	И РАСКАС	GE SIZE BY A			
	MAXIMUM OF O.1 mm.								
	DIMENSIONS D1 AND E1 D Allowable protrusion I				THE MAXI E MAXIMU				
	SIZE DIMENSIONS INCLUD								
	DIMENSION & DOES NOT I					SHALL NOT			
	CAUSE THE LEAD WIDTH T AND AN ADJACENT LEAD S			CE BEIN	WEEN PRU	NUTCONIC			
/ <del>/</del> . [	DIMENSIONS D AND E ARE	DETERMINED A	T THE SEATING	PLANE,	DATUM A	۹.			
DIM	MIN MAX	DIM MIN	MAX	DIM	MIN	MAX			
A	1.6	L1 –	1 REF -	-	-				
A1	0.05 – 0.15	L2 –	0.5 REF -	-	_				
A2	1.35 – 1.45	R1 0.13	- 0.2	-	-				
b	0.17 – 0.27	R2 0.13		-	-				
b1	0.17 – 0.23	S – C	).25 REF –	-	-				
с	0.09 - 0.20	θ 0.	- 7'	-	-				
c1	0.09 – 0.16	θ1 Ο'		-	-				
D	– 22 BSC –	θ2 –	12'REF —	-	-				
D1	– 20 BSC –	-   -		_	-				
e	- 0.5 BSC -			_	_				
E	– 22 BSC –			_	_				
E1	– 20 BSC –			_	_				
L	0.45 - 0.75			_	_				
TITLE:		1 1	CASE NUMBER:	918-03					
	144 LEAD LQF		STANDARD: MOT	OROLA					
20	) X 20, 0.5 PITCH,	I.4 IHICK	PACKAGE CODE:	8259	SHEET:	3 OF 3			
					I				

Figure 17. 144 QFP Package (3 of 3)

NP



# 5.3 196 MAPBGA Pin Assignments

The SCF5250 can be assembled in a 196-pin MAPBGA package. Table 36 lists the 196 MAPBGA pin assignments.

MAPBGA Pin	Name	Туре	Description	Pin State After Reset
B1	DATA16	I/O	Data	x
D3	A23_GPO54	I/O	SDRAM address / static adr	Out (requires pull up/down for boot-up selection
P_VDD	PST_VDD		PST_VDD	
C1	A22	0	SDRAM address / static adr	Out
D2	A21	0	SDRAM address / static adr	Out
E3	A20_A24	I/O	SDRAM address / static adr	Out (requires pull up/down for boot-up selection
D1	A19	0	SDRAM address / static adr	Out
E2	A18	0	SDRAM address / static adr	Out
P_GND	PST_GND		PST_GND	
F3	A17	0	SDRAM address / static adr	Out
E1	A16	0	SDRAM address / static adr	Out
F2	A15	0	SDRAM address / static adr	Out
F1	A14	0	SDRAM address / static adr	Out
G3	A13	0	SDRAM address / static adr	Out
P_VDD	PAD_VDD		PAD_VDD	
G2	A12	0	SDRAM address / static adr	Out
G1	A11	0	SDRAM address / static adr	Out
CORE_VDD	CORE_VDD		CORE_VDD	
C_GND	CORE_VSS		CORE_VSS	Out
H2	A10	0	SDRAM address / static adr	Out
J1	A9	0	SDRAM address / static adr	Out
H3	A8	0	SDRAM address / static adr	Out
K1	A7	0	SDRAM address / static adr	Out

## Table 36. 196 MAPBGA Pin Assignments

SCF5250 Data Sheet: Technical Data, Rev. 1.3



\_\_\_\_\_

MAPBGA Name Type Description				
Pin		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		After Reset
G13	RXD1_GP46	I/O	UART1 receive data input	Out / Low
G12	PST3_INTMON1_GP47	I/O	Debug / interrupt monitor output 1	Out / High
F12	PST2_INTMON2_GP48	I/O	Debug / interrupt monitor output 2	Out / High
P_GND	PAD_GND	I/O	PAD_GND	
F14	PST1_GP49	I/O	Debug	Out / High
F13	PST0_GP50	I/O	Debug	Out / High
E14	PSTCLK_GP51	I/O	Debug	Out / clock output
E13	TDO_DSO	0	JTAG / Debug	BDM
D13	TDI_DSI	I	JTAG / Debug	BDM
E12	ТСК	I	JTAG	BDM
C13	TMS_BKPT	I	JTAG / Debug	BDM
D12	TRST_DSCLK	I	JTAG / Debug	BDM
D14	RSTI	I	Reset	Х
C14	SCLK2_GP22	I/O	Audio interfaces serial clock 2	In / Low
B14	LRCK2_GP23	I/O	Audio interfaces word clock 2	In / Low
C11	LINOUT	А	Linear regulator output	Х
C11	LINOUT	А	Linear regulator output	Х
B12	LININ	А	Linear regulator input	Х
B12	LININ	А	Linear regulator input	Х
P_GND	LIN_GND		Linear regulator ground	Х
C10	SDATAO2_GP34	I/O	Audio interfaces serial data output 2	Out / Low
A12	MCLK1_GP11	I/O	Audio master clock output 1	Out / clock output
	VBGT			
B11	HIZ_B	I	JTAG	Х
B10	TEST2	I	Test	Х
C9	TEST1	I	Test	Х
A11	TEST0	Ι	Test	Х



MAPBGA	Name	Туре	Description	Pin State		
Pin		71		After Reset		
B9	SDWE_GP38	I/O	SDRAM write enable	Out / High		
A10	SDCAS_GP39	I/O	SDRA CAS	Out / High		
P_VDD	PAD_VDD		PAD_VDD	Out / High		
C8	SDRAS_GP59	I/O	SDRAM RAS	Out / High		
A9	SDCS0_GP60	I/O	SDRAM chip select out 0	Out / High		
B8	SDLDQM_GPO52	0	SDRAM LDQM	Out / High		
A8	SDUDQM_GPO53	0	SDRAM UDQM	Out / High		
A7	BCLKE_GPO63	0	SDRAM clock enable output	Out / High		
A6	BCLK_GP40	I/O	SDRAM clock output	Out / High		
B7	DATA31	I/O	Data	x		
A5	DATA30	I/O	Data	x		
P_GND	PAD_GND	I/O	PAD_GND			
C7	DATA29	I/O	Data	x		
B6	DATA28	I/O	Data	x		
A4	DATA27	I/O	Data	x		
B5	DATA26		Data	x		
C6	DATA25		Data	Х		
P_VDD	PAD_VDD	I/O	PAD_VDD			
B4	DATA24	I/O	Data	x		
B3	DATA23	I/O	Data	x		
C5	DATA22	I/O	Data	x		
A2	DATA21	I/O	Data	x		
B2	DATA20	I/O	Data	x		
P_GND	PAD_GND	I/O	PAD_GND			
C4	DATA19	I/O	Data	x		
C3	DATA18	I/O	Data	x		
C2	DATA17	I/O	Data	x		

Table 36. 196 MAPBGA	Pin Assignments	(continued)
		(




Figure 18. 196 MAPBGA Package (1 of 2)

SCF5250 Data Sheet: Technical Data, Rev. 1.3



\_\_\_\_\_

14	BGA1_NC_A14	LRCK2_GP23	SCLK2_GP22	RSTI	PSTCLK_GP51	PST1_GP49	TXD1_GP45	SDA2_RXD2_ GP44	DDATA3_RTS1 B_GP4	DDATA1_RTS2 B_SDATA2BS2 _GP2	SDA_SDATA3 _GP42	SCLK3_GP35	ADOUT_SCLK 4_GP58	BGA1_NC_P14
13	P_VDD	P_VDD	TMS_BKPT	TDI_DSI	TDO_DSO	PST0_GP50	RXD1_GP46	SCL2_TXD2_G P10	DDATA0_CTS2 B_SDATA0SDI 01_GP1	P_GND	LRCK3_GP43	AD_GND	ADREF	ADIN2_GPI54 BGA1_NC_P14
12	MCLK1_GP11	ININ	P_VDD	TRST_DSCLK	тск	PST2_INTMON 2_GP48	PST3_INTMON 1_GP47	DDATA2_CTS1 { B_GP3	SCL_SDATA1 BS1_GP41	ADIN5_GPI57	ADIN4_GPI56	ADIN3_GPI55	AD_VDD	ADIN1_GPI53
1	TESTO	HIZ_B	LINOUT	P_VDD	P_VDD	P_VDD	P_VDD	CORE_VDD	P_GND	P_GND	P_GND	ADIN0_GP152	SDATAI3_GP8	QSPICS2_MCL K2_GP24
10	SDCAS_GP39	TEST2	SDATAO2_GP 34		P_VDD	P_VDD	CORE_VDD	CORE_VDD				EF_GP6	CFLG_GP5	SDATAI1_GP1
Ø	SDCS0_GP60	SDWE_GP38	TEST1	P_VDD	P_GND	P_GND		C_GND				LRCK1_GP19	SDATAO1_TO UT1_GP18	SCLK1_GP20
ω	SDUDQM_GP 053	SDLDQM_GPO 52	SDRAS_GP59	P_VDD				C_GND			P_VDD	QSPICS1_EBU OUT2_GP16	QSPICS0_EBU IN4_GP15	QSPIDOUT_S FSY_GP27
7	BCLKE_GPO6 3	DATA31	DATA29	P_VDD			P_VDD	C_GND			P_VDD	XTRIM_GP0	RCK_QSPIDIN _QSPIDOUT_ GP26	QSPICS3_CS1 QSPICLK_SUB _GP28 R_GP25
Q	BCLK_GP40	DATA28	DATA25	P_VDD			P_VDD		OSCPAD_VDD OSCPAD_GND	PLLCORE_GN D		BUFENB2_GP 30	EBUIN1_GP36	QSPICS3_CS1 _GP28
5	DATA30	DATA26	DATA22	aav_q	DUV_4		DUV_4	CORE_VDD	OSCPAD_VDD	PLLCORE_VD D		IDEIORDY_GP 33	WAKEUP_GP2	EBUOUT1_GP 37
4	DATA27	DATA24	DATA19	P_VDD	P_VDD	P_VDD	P_VDD	CORE_VDD	CORE_VDD			IDEDIOW_GP3 I	TA_GP12	EBUIN3_CMD SDIO2_GP14
в	P_VDD	DATA23	DATA18	A23_GPO54	A20_A24	A17	A13	8Y	A4	CS0	RWB	ЭО		EBUIN2_SCLK OUT_GP13
5	DATA21	DATA20	DATA17	A21	A18	A15	A12	A10	A6	A3	A2	CRIN		BUFENB1_GP
-	BGA1_NC_A1	DATA16	A22	A19	A16	A14	A11	CORE_VDD	6Y	A7	A5	A1	CROUT	BGA1_NC_P1
	۷	ß	o	۵	ш	ш	U	т	7	¥	L	×	z	٩

Figure 20. 196 MAPBGA Ball Map

SCF5250 Data Sheet: Technical Data, Rev. 1.3



#### How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: SCF5250EC Rev. 1.3 07/2006 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006. All rights reserved.

