



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15325-e-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)	
----------------------------------------------------------------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 2											
CPU CORE REGISTERS; see Table 4-3 for specifics											
10Ch 118h	ChUnimplemented							_	—		
119h	RC1REG	EUSART Receive Data Register								0000 0000	0000 0000
11Ah	TX1REG	EUSART Transmit Data Register								0000 0000	0000 0000
11Bh	I1Bh SP1BRGL SP1BRG<7:0>								0000 0000	0000 0000	
11Ch	SP1BRGH	GH SP1BRG<15:8>							0000 0000	0000 0000	
11Dh	RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 0000	0000 0000
11Eh	TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
11Fh	BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

	ADLE 4-10. OF LORAL FORCHOR REGISTER SOMMARY DAMAG 0-03 (CONTINUED)										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 60 (C	Continued)										
1E2Bh	CLC3GLS1	LC3G2D4T	LC3G4D3N	LC3G2D3T	LC3G2D3N	LC3G2D2T	LC3G2D2N	LC3G2D1T	LC3G2D1N	XXXX XXXX	uuuu uuuu
1E2Ch	CLC3GLS2	LC3G3D4T	LC3G4D3N	LC3G3D3T	LC3G3D3N	LC3G3D2T	LC3G3D2N	LC3G3D1T	LC3G3D1N	XXXX XXXX	uuuu uuuu
1E2Dh	CLC3GLS3	LC3G4D4T	LC3G4D3N	LC3G4D3T	LC3G4D3N	LC3G4D2T	LC3G4D2N	LC3G4D1T	LC3G4D1N	XXXX XXXX	uuuu uuuu
1E2Eh	CLC4CON	LC4EN	—	LC4OUT	LC4INTP	C4INTP LC4INTN LC4MODE<2:0>			0-00 0000	0-00 0000	
1E2Fh	CLC4POL	LC4POL	—	—	—	LC4G4POL	LC4G3POL	LC4G2POL	LC4G1POL	0 xxxx	0 uuuu
1E30h	CLC4SEL0	—	—		LC4D1S<5:0>				xx xxxx	uu uuuu	
1E31h	CLC4SEL1	—	—			LC4E	02S<5:0>			xx xxxx	uu uuuu
1E32h	CLC4SEL2	—	—			LC4E	03S<5:0>			xx xxxx	uu uuuu
1E33h	CLC4SEL3	—	—			LC4E	04S<5:0>			xx xxxx	uu uuuu
1E34h	CLC4GLS0	LC4G1D4T	LC4G4D3N	LC4G1D3T	LC4G1D3N	LC4G1D2T	LC4G1D2N	LC4G1D1T	LC4G1D1N	XXXX XXXX	uuuu uuuu
1E35h	CLC4GLS1	LC4G2D4T	LC4G4D3N	LC4G2D3T	LC4G2D3N	LC4G2D2T	LC4G2D2N	LC4G2D1T	LC4G2D1N	XXXX XXXX	uuuu uuuu
1E36h	CLC4GLS2	LC4G3D4T	LC4G4D3N	LC4G3D3T	LC4G3D3N	LC4G3D2T	LC4G3D2N	LC4G3D1T	LC4G3D1N	XXXX XXXX	uuuu uuuu
1E37h	CLC4GLS3	LC4G4D4T	LC4G4D3N	LC4G4D3T	LC4G4D3N	LC4G4D2T	LC4G4D2N	LC4G4D1T	LC4G4D1N	xxxx xxxx	uuuu uuuu
1E38h 1E6Fh	_	Unimplemented					_	_			

TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

Legend: x = unknown, u = unchanged, g = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

5.0 DEVICE CONFIGURATION

Device configuration consists of the Configuration Words, User ID, Device ID, Device Information Area (DIA), (see Section 6.0 "Device Information Area"), and the Device Configuration Information (DCI) regions, (see Section 7.0 "Device Configuration Information").

5.1 Configuration Words

The devices have several Configuration Words starting at address 8007h. The Configuration bits establish configuration values prior to the execution of any software; Configuration bits enable or disable device-specific features.

In terms of programming, these important Configuration bits should be considered:

1. LVP: Low-Voltage Programming Enable bit

- <u>1</u> = ON Low-Voltage Programming is enabled. <u>MCLR</u>/VPP pin function is <u>MCLR</u>. MCLRE Configuration bit is ignored.
- 0 = OFF HV on MCLR/VPP must be used for programming.
- 2. CP: User Nonvolatile Memory (NVM) Program Memory Code Protection bit
- 1 = OFF User NVM code protection disabled
- 0 = ON User NVM code protection enabled

10.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) of the PIEx[y] registers for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIEx registers)

The PIR1, PIR2, PIR3, PIR4, PIR5, PIR6, and PIR7 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 10.5 "Automatic Context Saving")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupts operation, refer to its peripheral chapter.

Note 1:	Individual interrupt flag bits are set, regardless of the state of any other enable bits.
2:	All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

10.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The interrupt is sampled during Q1 of the instruction cycle. The actual interrupt latency then depends on the instruction that is executing at the time the interrupt is detected. See Figure 10-2 and Figure 10-3 for more details.

PIC16(L)F15325/45

REGISTER 10-14: PIR4: PERIPHERAL INTERRUPT REQUEST REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
_	_	_		_	_	TMR2IF	TMR1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Hardware set

bit 7-2	Unimplemented: Read as '0'
bit 1	TRM2IF: Timer2 Interrupt Flag bit
	 1 = The TMR2 postscaler overflowed, or in 1:1 mode, a TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 event has occurred
bit 0	TRM1IF: Timer1 Overflow Interrupt Flag bit 1 = Timer1 overflow occurred (must be cleared in software) 0 = No Timer1 overflow occurred
Note:	Interrupt flag bits are set when an interrupt

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 10-16: PIR6: PERIPHERAL INTERRUPT REQUEST REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
_	—	—	—	—	—	CCP2IF	CCP1IF
bit 7							bit 0
Legend:							

Legena.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Hardware set

bit 7-2 Unimplemented: Read as '0'

bit 1

CCP2IF: CCP2 Interrupt Flag bit

Value	CCPM Mode						
value	Capture	Compare	PWM				
1	Capture occurred (must be cleared in software)	Compare match occurred (must be cleared in software)	Output trailing edge occurred (must be cleared in software)				
0	Capture did not occur	Compare match did not occur	Output trailing edge did not occur				

bit 0 CCP1IF: CCP1 Interrupt Flag bit

Value	CCPM Mode						
value	Capture	Compare	PWM				
1	Capture occurred (must be cleared in software)	Compare match occurred (must be cleared in software)	Output trailing edge occurred (must be cleared in software)				
0	Capture did not occur	Compare match did not occur	Output trailing edge did not occur				

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	
WPUB7	WPUB6	WPUB5	WPUB4	_	—	—	_	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared								
bit 7-4 WPUB<7:4>: Weak Pull-up Register bits 1 = Pull-up enabled								

REGISTER 14-13: WPUB: WEAK PULL-UP PORTB REGISTER

bit 7-4	WPUB<7:4>: Weak Pull-up Register bits
	1 = Pull-up enabled
	0 = Pull-up disabled
bit 3-0	Unimplemented: Read as '0'

REGISTER 14-14: ODCONB: PORTB OPEN-DRAIN CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	
ODCB7	ODCB6	ODCB5	ODCB4	—	—	—	—	
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	ODCB<7:4>: PORTB Open-Drain Enable bits For RB<7:4> pins, respectively 1 = Port pin operates as open-drain drive (sink current only) 0 = Port pin operates as standard push-pull drive (source and sink current)
bit 3-0	Unimplemented: Read as '0'

19.2.1 CALIBRATION

19.2.1.1 Single-Point Calibration

Single-point calibration is performed by application software using Equation 19-1 and the assumed Mt. A reading of VTSENSE at a known temperature is taken, and the theoretical temperature is calculated by temporarily setting TOFFSET = 0. Then TOFFSET is computed as the difference of the actual and calculated temperatures. Finally, TOFFSET is stored in nonvolatile memory within the device, and is applied to future readings to gain a more accurate measurement.

19.2.1.2 Higher-Order Calibration

If the application requires more precise temperature measurement, additional calibrations steps will be necessary. For these applications, two-point or three-point calibration is recommended.

Note 1:	The TOFFSET value may be determined							
	by the user with a temperature test.							

- 2: Although the measurement range is -40°C to +125 °C due to the variations in offset error, the single-point uncalibrated calculated TSENSE value may indicate a temperature from -140°C to +225°C before the calibration offset is applied.
- The user must take into consideration self-heating of the device at different clock frequencies and output pin loading. For package related thermal characteristics information, refer to Section TABLE 37-6: "Thermal Characteristics".

19.2.2 TEMPERATURE RESOLUTION

The resolution of the ADC reading, Ma (°C/count), depends on both the ADC resolution N and the reference voltage used for conversion, as shown in Equation 19-2. It is recommended to use the smallest VREF value, such as 2.048 FVR reference voltage, instead of VDD.

Note:	Refer	to	Sec	tion 3	37.0	"Electrical
	Specif	icatio	ons"	for	FVR	reference
	voltage	accu	iracy.			

EQUATION 19-2: TEMPERATURE RESOLUTION (°C/LSb)

$$Ma = \frac{V_{REF}}{2^N} \times Mt$$

$$Ma = \frac{\frac{V_{REF}}{2^{N}}}{Mv}$$

Where:

Mv = sensor voltage sensitivity (V/°C)

VREF = Reference voltage of the ADC module (in Volts)

N = Resolution of the ADC

The typical Mv value for a single diode is approximately -1.267 to -1.32 mV/C. The typical Mv value for a stack of two diodes (low range setting) is approximately -2.533 mV/C. The typical Mv value for a stack of three diodes (high range setting) is approximately -3.8 mV/C.

EXAMPLE 19-1: TEMPERATURE RESOLUTION

Using VREF = 2.048V and a 10-bit ADC provides 2 mV/LSb measurements.

Because Mv can vary from -2.40 to -2.65 mV/°C, the range of Ma = 0.75 to 0.83 °C/LSb.

19.3 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait a minimum of 25 us for the ADC value to settle, after the ADC input multiplexer is connected to the temperature indicator output, before the conversion is performed.

23.12 Register Definitions: Comparator Control

R/W-0/0	R-0/0	U-0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
ON	OUT	—	POL		—	HYS	SYNC
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	DR/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	ON: Compara	ator Enable bit					
	1 = Comparat	tor is enabled					
	0 = Comparat	tor is disabled a	and consumes	no active pow	er		
bit 6	OUT: Compar	rator Output bit					
	If CxPOL = 1	(inverted polar	<u>ity):</u>				
	1 = CxVP < C						
	0 = CXVP > 0	JXVIN (noninverted n	olarity):				
	1 = CxVP > 0	CxVN	olanty).				
	0 = CxVP < 0	CxVN					
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	POL: Compa	rator Output Po	plarity Select b	it			
	1 = Comparat	tor output is inv	rerted				
	0 = Comparat	tor output is no	t inverted				
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	HYS: Compa	rator Hysteresi	s Enable bit				
	1 = Compara	tor hysteresis	enabled				
	0 = Compara	tor hysteresis	disabled				
bit 0	SYNC: Comp	arator Output S	Synchronous N	/lode bit			
	1 = Compara	itor output to T	imer1 and I/C) pin is synchro	onous to chan	ges on Timer1	clock source.
	Output u	pdated on the f	alling edge of	Timer1 clock s	ource.		
	0 = Compara	itor output to Ti	mer1 and I/O	pin is asynchro	nous		

REGISTER 23-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

PIC16(L)F15325/45

FIGURE 26-4:	TIMER1 GATE TOGGLE MODE
TMRxGE	
TxGPOL	
TxGTM	
Selected gate input	
ТхСКІ	
TxGVA <u>L</u>	
TMRxH:TMRxL Count	$\underbrace{N \qquad \qquad } \underbrace{N + 1 \\ N + 2 \\ N + 3 \\ N + 4 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + $

FIGURE 26-5: TIMER1 GATE SINGLE-PULSE MODE

TMRxGE	
TxGPOL	
TxGSPM	
TxGGO/ Set by software DONE Counting enabled on	Cleared by hardware on falling edge of TxGVAL
Selected gate source	
TxGVAL	
TMRxH:TMRxL N N+	1 N + 2
TMRxGIF Cleared by software	← Set by hardware on falling edge of TxGVAL

30.8 **Dead-Band Uncertainty**

When the rising and falling edges of the input source are asynchronous to the CWG clock, it creates uncertainty in the dead-band time delay. The maximum uncertainty is equal to one CWG clock period. Refer to Equation 30-1 for more details.

EQUATION 30-1: DEAD-BAND UNCERTAINTY



MODE0 CWG1A CWG1B CWG1C CWG1D No delay CWG1DBR 🕂 No delay CWG1DBF CWG1_data Note 1: WGPOL{ABCD} = 0 2: The direction bit MODE<0> (Register 30-1) can be written any time during the PWM cycle, and takes effect at the next rising CWG1 data. 3: When changing directions, CWG1A and CWG1C switch at rising CWG1_data; modulated CWG1B and CWG1D are held inactive for the dead band duration shown; dead band affects only the first pulse after the direction change.

FIGURE 30-8: EXAMPLE OF PWM DIRECTION CHANGE

REGISTER 31-11: CLCDATA: CLC DATA OUTPUT

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
—	—	—	—	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cleared							
bit 7-4	Unimplement	ted: Read as '	כ'						
bit 3	bit 3 MLC4OUT: Mirror copy of LC4OUT bit								
bit 2	it 2 MLC3OUT: Mirror copy of LC3OUT bit								
bit 1	it 1 MLC2OUT: Mirror copy of LC2OUT bit								
bit 0 MLC1OUT: Mirror copy of LC1OUT bit									

© 2016 Microchip Technology Inc.



FIGURE 32-21: I²C SLAVE, 10-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 1, DHEN = 0)

PIC16(L)F15325/45



PIC16(L)F15325/45

32.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSP1CON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into IDLE mode (Figure 32-30).

32.6.8.1 WCOL Status Flag

If the user writes the SSP1BUF when an Acknowledge sequence is in progress, then WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

32.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSP1CON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSP1STAT register is set. A TBRG later, the PEN bit is cleared and the SSP1IF bit is set (Figure 32-31).

32.6.9.1 WCOL Status Flag

If the user writes the SSP1BUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 32-30: ACKNOWLEDGE SEQUENCE WAVEFORM



FIGURE 32-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1			
			SSP1M	ISK<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, read	l as '0'				
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets			
'1' = Bit is set '0' = Bit is cleared			ared							
bit 7-1	SSP1MSK<	7:1>: Mask bits								
	1 = The rec	eived address b	it n is compa	red to SSP1AD	D <n> to detect</n>	I ² C address m	atch			
	0 = The rec	eived address b	it n is not use	ed to detect I ² C	address match					
bit 0	SSP1MSK<	0>: Mask bit for	I ² C Slave mo	ode, 10-bit Addr	ress					
I ² C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111):										
	1 = The rec	eived address b	it 0 is compa	red to SSP1AD	D<0> to detect	I ² C address m	atch			
	0 = The rec	eived address b	it 0 is not use	ed to detect I ² C	address match					
	l ² C Slave mode, 7-bit address:									

REGISTER 32-5: SSP1MSK: SSP1 MASK REGISTER

MSK0 bit is ignored.

REGISTER 32-6: SSP1ADD: MSSP1 ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
SSP1ADD<7:0>									
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

Master mode:

bit 7-0	SSP1ADD<7:0>: Baud Rate Clock Divider bits
	SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

<u>10-Bit Slave mode – Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 SSP1ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

<u>10-Bit Slave mode – Least Significant Address Byte:</u>

bit 7-0 SSP1ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

- bit 7-1 SSP1ADD<7:1>: 7-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

33.1.1.5 TSR Status

The TRMT bit of the TXxSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXxREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data						
	memory, so it is not available to the user.						

33.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXxSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXxSTA register is the ninth, and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXxREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXxREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 33.1.2.7** "Address **Detection**" for more information on the Address mode.

33.1.1.7 Asynchronous Transmission Set-up:

- Initialize the SPxBRGH, SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 33.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXxIF interrupt bit to be set.
- If interrupts are desired, set the TXxIE interrupt enable bit of the PIE3 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXxREG register. This will start the transmission.



FIGURE 33-3: ASYNCHRONOUS TRANSMISSION



FIGURE 33-10: SYNCHRONOUS TRANSMISSION





33.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCxSTA register) or the Continuous Receive Enable bit (CREN of the RCxSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence. To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RXxIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCxREG. The RXxIF bit remains set as long as there are unread characters in the receive FIFO.

Note: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

37.3 **DC Characteristics**

57.5							
TABLE 37-1: SUPPLY VOLTAGE							
PIC16LF15325/45		Standard Operating Conditions (unless otherwise stated)					
PIC16F15325/45							
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions
Supply '	Voltage	-		-			
D002	Vdd		1.8	—	3.6	V	Fosc ≧16 MHz
			2.5	—	3.6	\mathcal{M}	Fosc > 16 MH≱
D002	Vdd		2.3	_	5.5	$\langle v \rangle$	Fosc ≤ 16 MHz
			2.5	—	5.5	/ y \	Føsç-≥16∕MHz
RAM Da	RAM Data Retention ⁽¹⁾						× /
D003	Vdr		1.5	—	$\langle \rangle$	V	Device in Sleep mode
D003	Vdr		1.7		/	X	Device in Sleep mode
Power-on Reset Release Voltage ⁽²⁾							
D004	VPOR			/1,6		V	BOR or LPBOR disabled ⁽³⁾
D004	VPOR		— <u> </u>	1.6	, V	> V	BOR or LPBOR disabled ⁽³⁾
Power-on Reset Rearm Voltage ⁽²⁾							
D005	VPORR		$\neq \ell$	8.0	\searrow	V	BOR or LPBOR disabled ⁽³⁾
D005	VPORR			1,5	> -	V	BOR or LPBOR disabled ⁽³⁾
VDD Rise Rate to ensure internal Power-on Reset signal ⁽²⁾							
D006	SVDD	\land	0.05	λ.		V/ms	BOR or LPBOR disabled ⁽³⁾
D006	SVDD		0.05	$\geq -$	_	V/ms	BOR or LPBOR disabled ⁽³⁾

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: See Figure 37-3, POR and POR REARM with Slow Rising VDD.

3: See Table 37-11 for BQR and LPBOR trip point information. = F device

4:

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS					
Dimension Lim	MIN	NOM	MAX			
Number of Pins	N	20				
Pitch	е	1.27 BSC				
Overall Height	Α	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D	12.80 BSC				
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.40 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.20	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2