



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 32MHz  |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                      |
| Number of I/O              | 12   |
| Program Memory Size        | 14KB (8K x 14)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 1K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V  |
| Data Converters            | A/D 11x10b; D/A 1x5b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 14-TSSOP (0.173", 4.40mm Width)  |
| Supplier Device Package    | 14-TSSOP   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16f15325-i-st |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1: PIC16(L)F153XX FAMILY TYPES

| Device         | Data Sheet Index | Program Flash Memory (KW) | Program Flash Memory (KB) | Storage Area Flash (B) | Data SRAM<br>(bytes) | I/OPins | 10-bit ADC | 5-bit DAC | Comparator | 8-bit/ (with HLT) Timer | 16-bit Timer | Window Watchdog Timer | CCP/10-bit PWM | CWG | NCO | CLC | Zero-Cross Detect | Temperature Indicator | Memory Access Partition | Device Information Area | EUSART/ I <sup>2</sup> C-SPI | Peripheral Pin Select | Peripheral Module Disable | Debug <sup>(1)</sup> |
|----------------|------------------|---------------------------|---------------------------|------------------------|----------------------|---------|------------|-----------|------------|-------------------------|--------------|-----------------------|----------------|-----|-----|-----|-------------------|-----------------------|-------------------------|-------------------------|------------------------------|-----------------------|---------------------------|----------------------|
| PIC16(L)F15313 | (C)              | 2                         | 3.5                       | 224                    | 256                  | 6       | 5          | 1         | 1          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 1/1                          | Υ                     | Υ                         | ı                    |
| PIC16(L)F15323 | (C)              | 2                         | 3.5                       | 224                    | 256                  | 12      | 11         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 1/1                          | Υ                     | Υ                         | 1                    |
| PIC16(L)F15324 | (D)              | 4                         | 7                         | 224                    | 512                  | 12      | 11         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/1                          | Υ                     | Υ                         | ı                    |
| PIC16(L)F15325 | (B)              | 8                         | 14                        | 224                    | 1024                 | 12      | 11         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/1                          | Υ                     | Υ                         | Ι                    |
| PIC16(L)F15344 | (D)              | 4                         | 7                         | 224                    | 512                  | 18      | 17         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/1                          | Υ                     | Υ                         | ı                    |
| PIC16(L)F15345 | (B)              | 8                         | 14                        | 224                    | 1024                 | 18      | 17         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/1                          | Υ                     | Υ                         | ı                    |
| PIC16(L)F15354 | (A)              | 4                         | 7                         | 224                    | 512                  | 25      | 24         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/2                          | Υ                     | Υ                         | 1                    |
| PIC16(L)F15355 | (A)              | 8                         | 14                        | 224                    | 1024                 | 25      | 24         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/2                          | Υ                     | Υ                         | 1                    |
| PIC16(L)F15356 | (E)              | 16                        | 28                        | 224                    | 2048                 | 25      | 24         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/2                          | Υ                     | Υ                         | I                    |
| PIC16(L)F15375 | (E)              | 8                         | 14                        | 224                    | 1024                 | 36      | 35         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/2                          | Υ                     | Υ                         | I                    |
| PIC16(L)F15376 | (E)              | 16                        | 28                        | 224                    | 2048                 | 36      | 35         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/2                          | Υ                     | Υ                         | 1                    |
| PIC16(L)F15385 | (E)              | 8                         | 14                        | 224                    | 1024                 | 44      | 43         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/2                          | Υ                     | Υ                         | 1                    |
| PIC16(L)F15386 | (E)              | 16                        | 28                        | 224                    | 2048                 | 44      | 43         | 1         | 2          | 1                       | 2            | Υ                     | 2/4            | 1   | 1   | 4   | Υ                 | Υ                     | Υ                       | Υ                       | 2/2                          | Υ                     | Υ                         | ı                    |

Note 1: I - Debugging integrated on chip.

### **Data Sheet Index:**

 A:
 DS40001853
 PIC16(L)F15354/5 Data Sheet, 28-Pin

 B:
 DS40001865
 PIC16(L)F15325/45 Data Sheet, 14/20-Pin

 C:
 Future Release
 PIC16(L)F15313/23 Data Sheet, 8/14-Pin

 D:
 Future Release
 PIC16(L)F15324/44 Data Sheet, 14/20-Pin

**E: DS40001866** PIC16(L)F15356/75/76/85/86 Data Sheet, 28/40/48-Pin

**Note:** For other small form-factor package availability and marking information, visit www.microchip.com/packaging or contact your local sales office.

Program Flash Memory RAM **PORTA** Timing Generation CLKOUT /OSC2 **EXTOSC** CPU Oscillator CLKIN/ OSC1 (Note 3) SOSCIN/ SOSCI Secondary Oscillator (SOSC) sosco MCLR ⊠→ ADC 10-bit PWM6 PWM5 PWM4 PWM3 Timer2 Timer1 Timer0 C2 C1 TIM DAC FVR

PIC16(L)F15325/45

#### FIGURE 1-1: PIC16(L)F15325 BLOCK DIAGRAM

Note 1: See applicable chapters for more information on peripherals.

EUSART2

2: See Table 1-1 for peripherals available on specific devices.

MSSP1

CLC4

CLC3

CLC2

CLC1

ZCD1

CCP1

CCP2

**3:** See Figure 3-1.

NCO1

EUSART2

CWG1

# 3.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See Section 10.5 "Automatic Context Saving" for more information.

# 3.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See **Section 4.5** "Stack" for more details.

### 3.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. See **Section 4.6** "Indirect Addressing" for more details.

### 3.4 Instruction Set

There are 48 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 36.0 "Instruction Set Summary"** for more details.

TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

| Address             | Name       | Bit 7         | Bit 6             | Bit 5 | Bit 4 | Bit 3   | Bit 2    | Bit 1   | Bit 0   | Value on:<br>POR, BOR | V <u>alue o</u> n:<br>MCLR |
|---------------------|------------|---------------|-------------------|-------|-------|---------|----------|---------|---------|-----------------------|----------------------------|
| Bank 61 (C          | ontinued)  |               |                   |       |       |         |          |         |         |                       |                            |
| 1EC5h               | SSP1CLKPPS | _             | SSP1CLKPPS<5:0>   |       |       |         |          |         | 01 0011 | uu uuuu               |                            |
| 1EC6h               | SSP1DATPPS | _             | — SSP1DATPPS<5:0> |       |       |         |          | 01 0100 | uu uuuu |                       |                            |
| 1EC7h               | SSP1SSPPS  | _             | SSP1SSPPS<5:0>    |       |       |         |          | 00 0101 | uu uuuu |                       |                            |
| 1EC8h<br>—<br>1ECAh |            | Unimplemented |                   |       |       | _       | _        |         |         |                       |                            |
| 1ECBh               | RX1DTPPS   | _             | _                 |       |       | RX1DT   | PPS<5:0> |         |         | 01 0111               | uu uuuu                    |
| 1ECCh               | TX1CKPPS   | _             | _                 |       |       | TX1CK   | PPS<5:0> |         |         | 01 0110               | uu uuuu                    |
| 1ECDh               | RX2DTPPS   | _             | _                 |       |       | RX2DT   | PPS<5:0> |         |         | 00 1111               | uu uuuu                    |
| 1ECEh               | TX2CKPPS   | _             | — — TX2CKPPS<5:0> |       |       | 00 1110 | uu uuuu  |         |         |                       |                            |
| 1ECFh<br>—<br>1EEFh |            | Unimplemented |                   |       |       | _       | _        |         |         |                       |                            |

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

### 5.2 Register Definitions: Configuration Words

### REGISTER 5-1: CONFIGURATION WORD 1: OSCILLATORS

| R/P-1  | U-1 | R/P-1 | U-1 | U-1 | R/P-1    |
|--------|-----|-------|-----|-----|----------|
| FCMEN  | _   | CSWEN | _   | _   | CLKOUTEN |
| bit 13 |     |       |     |     | bit 8    |

| U-1   | R/P-1   | R/P-1   | R/P-1   | U-1 | R/P-1    | R/P-1    | R/P-1    |
|-------|---------|---------|---------|-----|----------|----------|----------|
| _     | RSTOSC2 | RSTOSC1 | RSTOSC0 | _   | FEXTOSC2 | FEXTOSC1 | FEXTOSC0 |
| bit 7 |         |         |         |     |          |          | bit 0    |

| Legend:              |                      |                    |   |
|----------------------|----------------------|--------------------|---|
| R = Readable bit     | P = Programmable bit | x = Bit is unknown | U = Unimplemented bit, read as '1'          |
| '0' = Bit is cleared | '1' = Bit is set     | W = Writable bit   | n = Value when blank or after Bulk<br>Erase |

bit 13 FCMEN: Fail-Safe Clock Monitor Enable bit

1 = FSCM timer enabled0 = FSCM timer disabled

bit 12 Unimplemented: Read as '1'

bit 11 CSWEN: Clock Switch Enable bit

1 = Writing to NOSC and NDIV is allowed

0 = The NOSC and NDIV bits cannot be changed by user software

bit 10-9 Unimplemented: Read as '1'

bit 8 CLKOUTEN: Clock Out Enable bit

If FEXTOSC = EC (high, mid or low) or Not Enabled:

1 = CLKOUT function is disabled; I/O or oscillator function on OSC2
 0 = CLKOUT function is enabled; FOSC/4 clock appears at OSC2

Otherwise:

This bit is ignored.

bit 7 Unimplemented: Read as '1'

bit 6-4 RSTOSC<2:0>: Power-up Default Value for COSC bits

This value is the Reset-default value for COSC and selects the oscillator first used by user software.

111 = EXTOSC operating per FEXTOSC bits (device manufacturing default)

110 = HFINTOSC with HFFRQ = 3'b010

101 = LFINTOSC

100 = SOSC

011 = Reserved

010 = EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits

001 = EXTOSC with 2x PLL, with EXTOSC operating per FEXTOSC bits

000 = HFINTOSC with CDIV = 1:1 and HFFRQ = 3'b110

bit 3 Unimplemented: Read as '1'

bit 2-0 FEXTOSC<2:0>:FEXTOSC External Oscillator Mode Selection bits

111 = EC (External Clock) above 8 MHz; PFM set to high power (device manufacturing default)

110 = EC (External Clock) for 100 kHz to 8 MHz; PFM set to medium power

101 = EC (External Clock) below 100 kHz

100 = Oscillator not enabled

011 = Reserved (do not use)

010 = HS (Crystal oscillator) above 4 MHz; PFM set to high power

001 = XT (Crystal oscillator) above 100 kHz, below 4 MHz; PFM set to medium power

000 = LP (Crystal oscillator) optimized for 32.768 kHz; PFM set to low power

#### 8.2.3 **BOR CONTROLLED BY SOFTWARE**

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.


BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

#### 8.2.4 **BOR IS ALWAYS OFF**

When the BOREN bits of the Configuration Words are programmed to '00', the BOR is off at all times. The device start-up is not delayed by the BOR ready condition or the VDD level.

#### FIGURE 8-2: **BROWN-OUT SITUATIONS**



**Preliminary** © 2016 Microchip Technology Inc. DS40001865B-page 94

### REGISTER 9-6: OSCFRQ: HFINTOSC FREQUENCY SELECTION REGISTER

| U-0   | U-0 | U-0 | U-0 | U-0 | R/W-q/q | R/W-q/q                   | R/W-q/q |
|-------|-----|-----|-----|-----|---------|---------------------------|---------|
| _     | _   | _   | _   | _   |         | HFFRQ<2:0> <sup>(1)</sup> | )       |
| bit 7 |     |     |     |     |         |                           | bit 0   |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-3 **Unimplemented:** Read as '0'

bit 2-0 **HFFRQ<2:0>:** HFINTOSC Frequency Selection bits

Nominal Freq (MHz):

111 = Reserved

110 = 32

101 = 16

100 = 12

011 = 8

010 = 4

001 = 2000 = 1

Note 1: When RSTOSC=110 (HFINTOSC 1 MHz), the HFFRQ bits will default to '010' upon Reset; when RSTOSC = 001 (HFINTOSC 32 MHz), the HFFRQ bits will default to '101' upon Reset.

Rev. 10-000162C 10/12/2016 **WWDT** Armed WDT Window Violation Window Closed Window Comparator Sizes CLRWDTwDTws RESET Reserved 111 Reserved 110 Reserved 101 R Reserved 100 18-bit Prescale Counter Reserved 011 SOSC-010 MFINTOSC/16 001 LFINTOSC 000 WDTCS WDTPS-R 5-bit Overflow ➤ WDT Time-out WDT Counter Latch WDTE<1:0> = 01 **SWDTEN** WDTE<1:0> = 11 **WDTE<1:0> =** 10 Sleep

FIGURE 12-1: WATCHDOG TIMER BLOCK DIAGRAM

### 15.8 Register Definitions: PPS Input Selection

### REGISTER 15-1: xxxPPS: PERIPHERAL xxx INPUT SELECTION<sup>(1)</sup>

| U-0   | U-0 | R/W-q/u | R/W-q/u | R/W/q/u | R/W-q/u | R/W-q/u | R/W-q/u |
|-------|-----|---------|---------|---------|---------|---------|---------|
| _     | _   |         |         | xxxPF   | PS<5:0> |         |         |
| bit 7 |     |         |         |         |         |         | bit 0   |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared | q = value depends on peripheral                       |

bit 7-6 **Unimplemented:** Read as '0'


bit 5-0 **xxxPPS<5:0>:** Peripheral xxx Input Selection bits

See Table 15-1 and Table 15-2.


**Note 1:** The "xxx" in the register name "xxxPPS" represents the input signal function name, such as "INT", "T0CKI", "RX", etc. This register summary shown here is only a prototype of the array of actual registers, as each input function has its own dedicated SFR (ex: INTPPS, T0CKIPPS, RXPPS, etc.).

2: Each specific input signal may only be mapped to a subset of these I/O pins, as shown in Table 15-3. Attempting to map an input signal to a non-supported I/O pin will result in undefined behavior. For example, the "INT" signal map be mapped to any PORTA or PORTB pin. Therefore, the INTPPS register may be written with values from 0x00-0x0F (corresponding to RA0-RB7). Attempting to write 0x10 or higher to the INTPPS register is not supported and will result in undefined behavior.

FIGURE 20-4: ANALOG INPUT MODEL



### FIGURE 20-5: ADC TRANSFER FUNCTION



## 27.5.10 LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODES

The Level-Triggered Hardware Limit One-Shot modes hold the timer in Reset on an external Reset level and start counting when both the ON bit is set and the external signal is not at the Reset level. If one of either the external signal is not in Reset or the ON bit is set then the other signal being set/made active will start the timer. Reset levels are selected as follows:

- Low Reset level (MODE<4:0> = 10110)
- High Reset level (MODE<4:0> = 10111)

When the timer count matches the PRx period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a PRx match or by software control the timer will stay in Reset until both the ON bit is set and the external signal is not at the Reset level.

When Level-Triggered Hardware Limit One-Shot modes are used in conjunction with the CCP PWM operation the PWM drive goes active with either the external signal edge or the setting of the ON bit, whichever of the two starts the timer.

# 28.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral that allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

The Capture/Compare/PWM modules available are shown in Table 28-1.

TABLE 28-1: AVAILABLE CCP MODULES

| Device            | CCP1 | CCP2 |
|-------------------|------|------|
| PIC16(L)F15325/45 | •    | •    |

The Capture and Compare functions are identical for all CCP modules.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
  - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to CCPx module. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

### 32.5.2.2 7-bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allows time for the slave software to decide whether it wants to  $\overline{\mathsf{ACK}}$  the receive address or data byte.

This list describes the steps that need to be taken by slave software to use these options for  $I^2C$  communication. Figure 32-16 displays a module using both address and data holding. Figure 32-17 includes the operation with the SEN bit of the SSP1CON2 register set.

- S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSP1IF is set and CKP cleared after the eighth falling edge of SCL.
- 3. Slave clears the SSP1IF.
- Slave can look at the ACKTIM bit of the SSP1CON3 register to determine if the SSP1IF was after or before the ACK.
- Slave reads the address value from SSP1BUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- Slave releases the clock by setting CKP.
- 8. SSP1IF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSP1IF.

Note: SSP1IF is still set after the ninth falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSP1IF not set

- SSP1IF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSP1CON3 to determine the source of the interrupt.
- Slave reads the received data from SSP1BUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSP1STAT register.



PIC16(L)F15325/45

### 33.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH Mark state which represents a '1' data bit, and a Vol Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 33-3 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

## 33.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 33-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXxREG register.

### 33.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXxSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXxSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCxSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

**Note:** The TXxIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

### 33.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXxREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXxREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXxREG until the Stop bit of the previous character has been transmitted. The pending character in the TXxREG is then transferred to the TSR in one Tcy immediately following the Stop bit transmission. The transmission of the Start bit, data bits and Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXxREG.

### 33.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDxCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See **Section 33.4.1.2** "Clock Polarity".

### 33.1.1.4 Transmit Interrupt Flag

The TXxIF interrupt flag bit of the PIR3 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXxREG. In other words, the TXxIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXxREG. The TXxIF flag bit is not cleared immediately upon writing TXxREG. TXxIF becomes valid in the second instruction cycle following the write execution. Polling TXxIF immediately following the TXxREG write will return invalid results. The TXxIF bit is read-only, it cannot be set or cleared by software.

The TXxIF interrupt can be enabled by setting the TXxIE interrupt enable bit of the PIE3 register. However, the TXxIF flag bit will be set whenever the TXxREG is empty, regardless of the state of TXxIE enable bit.

To use interrupts when transmitting data, set the TXxIE bit only when there is more data to send. Clear the TXxIE interrupt enable bit upon writing the last character of the transmission to the TXxREG.

### REGISTER 33-2: RCxSTA: RECEIVE STATUS AND CONTROL REGISTER

| R/W-0/0             | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R-0/0 | R-0/0 | R-0/0 |
|---------------------|---------|---------|---------|---------|-------|-------|-------|
| SPEN <sup>(1)</sup> | RX9     | SREN    | CREN    | ADDEN   | FERR  | OERR  | RX9D  |
| bit 7               |         |         |         |         |       |       | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 SPEN: Serial Port Enable bit<sup>(1)</sup>

1 = Serial port enabled

0 = Serial port disabled (held in Reset)

bit 6 **RX9:** 9-Bit Receive Enable bit

1 = Selects 9-bit reception 0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Unused in this mode – value ignored

Synchronous mode - Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave

Unused in this mode - value ignored

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared

0 = Disables continuous receive

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection – enable interrupt and load of the receive buffer when the ninth bit in the receive buffer is set

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

Asynchronous mode 8-bit (RX9 = 0):

Unused in this mode – value ignored

bit 2 **FERR:** Framing Error bit

1 = Framing error (can be updated by reading RCxREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR:** Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 RX9D: Ninth bit of Received Data

This can be address/data bit or a parity bit and must be calculated by user firmware.

**Note 1:** The EUSART module automatically changes the pin from tri-state to drive as needed. Configure the associated TRIS bits for TX/CK and RX/DT to 1.

| DECFSZ           | Decrement f, Skip if 0  |
|------------------|---|
| Syntax:          | [ label ] DECFSZ f,d  |
| Operands:        | $0 \le f \le 127$<br>$d \in [0,1]$  |
| Operation:       | (f) - 1 $\rightarrow$ (destination);<br>skip if result = 0  |
| Status Affected: | None  |
| Description:     | The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a |

| INCFSZ           | Increment f, Skip if 0   |  |  |  |  |  |
|------------------|--|--|--|--|--|--|
| Syntax:          | [ label ] INCFSZ f,d   |  |  |  |  |  |
| Operands:        | $0 \le f \le 127$<br>$d \in [0,1]$   |  |  |  |  |  |
| Operation:       | (f) + 1 $\rightarrow$ (destination),<br>skip if result = 0   |  |  |  |  |  |
| Status Affected: | None   |  |  |  |  |  |
| Description:     | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction. |  |  |  |  |  |

| GOTO             | Unconditional Branch  |  |  |  |  |  |
|------------------|---|--|--|--|--|--|
| Syntax:          | [label] GOTO k  |  |  |  |  |  |
| Operands:        | $0 \leq k \leq 2047$  |  |  |  |  |  |
| Operation:       | $k \rightarrow PC<10:0>$<br>PCLATH<6:3> $\rightarrow PC<14:11>$   |  |  |  |  |  |
| Status Affected: | None  |  |  |  |  |  |
| Description:     | GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO |  |  |  |  |  |

is a 2-cycle instruction.

2-cycle instruction.

| IORLW            | Inclusive OR literal with W  |  |  |  |  |  |  |  |
|------------------|--|--|--|--|--|--|--|--|
| Syntax:          | [label] IORLW k  |  |  |  |  |  |  |  |
| Operands:        | $0 \leq k \leq 255$  |  |  |  |  |  |  |  |
| Operation:       | (W) .OR. $k \rightarrow (W)$   |  |  |  |  |  |  |  |
| Status Affected: | Z  |  |  |  |  |  |  |  |
| Description:     | The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register. |  |  |  |  |  |  |  |

| INCF             | Increment f  |  |  |  |  |  |  |
|------------------|--|--|--|--|--|--|--|
| Syntax:          | [ label ] INCF f,d   |  |  |  |  |  |  |
| Operands:        | $0 \le f \le 127$<br>$d \in [0,1]$   |  |  |  |  |  |  |
| Operation:       | (f) + 1 $\rightarrow$ (destination)  |  |  |  |  |  |  |
| Status Affected: | Z  |  |  |  |  |  |  |
| Description:     | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |  |  |  |  |  |  |

| IORWF            | Inclusive OR W with f   |  |  |  |  |  |  |  |
|------------------|---|--|--|--|--|--|--|--|
| Syntax:          | [label] IORWF f,d   |  |  |  |  |  |  |  |
| Operands:        | $0 \le f \le 127$<br>$d \in [0,1]$  |  |  |  |  |  |  |  |
| Operation:       | (W) .OR. (f) $\rightarrow$ (destination)  |  |  |  |  |  |  |  |
| Status Affected: | Z   |  |  |  |  |  |  |  |
| Description:     | Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |  |  |  |  |  |  |  |

### 37.0 ELECTRICAL SPECIFICATIONS

## 37.1 Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias -40°C to +125°C Storage temperature ......-65°C to +150°C Voltage on pins with respect to Vss on VDD pin -0.3V to +6.5V PIC16F15325/45 ..... PIC16LF15325/45 ..... -0.3V to +4.0V -0.3V to +9.0V on MCLR pin ..... on all other pins ..... Maximum current on Vss pin<sup>(1)</sup>  $-40^{\circ}\text{C} < \text{TA} < +85^{\circ}\text{C}$ ..... 250 mA  $85^{\circ}C < TA \le +125^{\circ}C$  ..... on V<sub>DD</sub> pin <sup>(1)</sup>  $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ 85°C < TA ≤ +125°C ..... on any standard I/O pin ...... Clamp current, IK (VPIN < 0 or VPIN > VDD) .....


Note 1: Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see Table 37-6 to calculate device specifications.

**2:** Power dissipation is calculated as follows:

Total power dissipation<sup>(2)</sup>.....

PDIS = VDD x {IDD -  $\Sigma$ , IOH} +  $\Sigma$  {(VDD - VOH) x IOH} +  $\Sigma$  (VOI x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.



DS40001865B-page 490


TABLE 37-13: ANALOG-TO-DIGITAL CONVERTER (ADC) CONVERSION TIMING SPECIFICATIONS

| Standard Operating Conditions (unless otherwise stated) |      |   |      |      |      |       |   |  |
|---|------|---|------|------|------|-------|---|--|
| Param.<br>No.   | Sym. | Characteristic                            | Min. | Typ† | Max. | Units | Conditions  |  |
| AD20  | TAD  | ADC Clock Period                          | 1    | _    | 9    | μS    | The requirement is to set ADCCS correctly to produce this period/frequency. |  |
| AD21  |      |   | 1    | 2    | 6    | μS    | Using FRC as the ADC clock source ADOSC = 1                                 |  |
| AD22  | TCNV | Conversion Time                           | _    | 11   |      | TAD   | Set of GO/DONE bit to Clear of GO/DONE bit                                  |  |
| AD23  | TACQ | Acquisition Time                          | _    | 2    | +    | μs    | *   |  |
| AD24  | THCD | Sample and Hold Capacitor Disconnect Time | _    |      | _/   | μs    | Fosc based clock source<br>FRC-based clock source                           |  |


<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






## FIGURE 37-11: ADC CONVERSION TIMING (ADC CLOCK FROM ADCRC)



### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

|                       | MILLIMETERS      |      |          |      |  |
|-----------------------|------------------|------|----------|------|--|
| Dimension             | Dimension Limits |      | NOM      | MAX  |  |
| Contact Pitch         | E                |      | 1.27 BSC |      |  |
| Contact Pad Spacing   | С                |      | 5.40     |      |  |
| Contact Pad Width     | Х                |      |          | 0.60 |  |
| Contact Pad Length    | Υ                |      |          | 1.50 |  |
| Distance Between Pads | Gx               | 0.67 |          |      |  |
| Distance Between Pads | G                | 3.90 |          |      |  |

### Notes

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A