

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-UQFN Exposed Pad
Supplier Device Package	16-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15325t-i-jq

**TABLE 1-3:** PIC16(L)F15345 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/ANA0/C1IN0+/DAC1OUT/ ICSPDAT/IOCA0	RA0	TTL/ST	CMOS/OD	General purpose I/O.
ICSPDAT/IOCAU	ANA0	AN	_	ADC Channel A0 input.
	C1IN0+	AN	_	Comparator 1 positive input.
	DAC1OUT	_	AN	Digital-to-Analog Converter output.
	ICSPDAT	ST	CMOS	In-Circuit Serial Programming™ and debugging data input/ output.
	IOCA0	TTL/ST		Interrupt-on-change input.
RA1/ANA1/VREF+/C1IN0-/C2IN0-/ DAC1REF+/T0CKI <sup>(1)</sup> /ICSPCLK/IOCA1	RA1	TTL/ST	CMOS/OD	General purpose I/O.
DAC IREFT/TOOK! //ICSF CENTOCAT	ANA1	AN	-	ADC Channel A1 input.
	VREF+	AN	ı	External ADC and/or DAC positive reference input.
	C1IN0-	AN	ı	Comparator 1 negative input.
	C2IN0-	AN	_	Comparator 2 negative input.
	DAC1REF+	TTL/ST	AN	DAC positive reference.
	T0CKI <sup>(1)</sup>	TTL/ST	-	Timer0 clock input.
	ICSPCLK	ST	_	In-Circuit Serial Programming™ and debugging clock input.
	IOCA1	TTL/ST	-	Interrupt-on-change input.
RA2/ANA2/CWG1IN <sup>(1)</sup> /ZCD1/ CLCIN0 <sup>(1)</sup> /INT <sup>(1)</sup> /IOCA2	RA2	TTL/ST	CMOS/OD	General purpose I/O.
CLCINO. MINT. MOCAZ	ANA2	AN	_	ADC Channel A2 input.
	CWG1IN <sup>(1)</sup>	TTL/ST	_	Complementary Waveform Generator 1 input.
	ZCD1	AN	AN	Zero-cross detect input pin (with constant current sink/source).
	CLCIN0 <sup>(1)</sup>	TTL/ST	_	Configurable Logic Cell source input.
	INT <sup>(1)</sup>	TTL/ST	-	External interrupt request input.
	IOCA2	TTL/ST	_	Interrupt-on-change input.
RA3/MCLR/VPP/IOCA3	RA3	TTL/ST	CMOS/OD	General purpose I/O.
	MCLR	ST	_	Master clear input with internal weak pull up resistor.
	VPP	HV	_	ICSP™ High-Voltage Programming mode entry input.
	IOCA3	TTL/ST	_	Interrupt-on-change input.

AN = Analog input or output Legend:

CMOS = CMOS compatible input or output ST

OD = Open-Drain

TTL = TTL compatible input

= Schmitt Trigger input with CMOS levels

I<sup>2</sup>C = Schmitt Trigger input with I<sup>2</sup>C

= High Voltage Note 1:

= Crystal levels XTAI

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 15-3 for details on which PORT pins may be used for this signal. All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin 2:

- options as described in Table 15-3.
- This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.
- These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.
- 5: For 14/16-pin package only.
- For 20-pin package only

**Preliminary** © 2016 Microchip Technology Inc. DS40001865B-page 21

TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 61	ank 61										
	CPU CORE REGISTERS; see Table 4-3 for specifics										
1E8Ch	_				Unimple	mented				_	_
1E8Dh	_				Unimple	mented				_	_
1E8Eh	_				Unimple	mented				_	_
1E8Fh	PPSLOCK	_	_	ı	_	_	ı	_	PPSLOCKED	0	0
1E90h	INTPPS	_	_			INTP	PS<5:0>			00 1000	uu uuuu
1E91h	T0CKIPPS	_	_			T0CKI	PPS<5:0>			00 0100	uu uuuu
1E92h	T1CKIPPS	_	_			T1CKI	PPS<5:0>			01 0000	uu uuuu
1E93h	T1GPPS	_	_			T1GP	PS<5:0>			00 1101	uu uuuu
1E94h					Llaimanla	montod					
1E9Bh	_				Unimple	nented				_	_
1E9Ch	T2INPPS	_	_	T2INPPS<5:0>						01 0011	uu uuuu
1E9Dh		Unimplemented									
1EA0h	_				Unimpiei	nented				_	_
1EA1h	CCP1PPS	_	_			CCP1I	PPS<5:0>			01 0010	uu uuuu
1EA2h	CCP2PPS	_	_			CCP2I	PPS<5:0>			01 0001	uu uuuu
1EA3h											
TEB0h	_				Unimple	mented				_	_
1EB1h	CWG1PPS	_	_			CWG1	PPS<5:0>			00 1000	uu uuuu
1EB2h											
— 1EBAh	_				Unimple	mented				_	_
1EBBh	CLCIN0PPS	_	_			CLCING	)PPS<5:0>			00 0000	uu uuuu
1EBCh	CLCIN1PPS	_	_			CLCIN'	1PPS<5:0>			00 0001	uu uuuu
1EBDh	CLCIN2PPS	_	_	OLOWODDO TO					00 1110	uu uuuu	
1EBEh	CLCIN3PPS	— — CLCIN3PPS<5:0>						00 1111	uu uuuu		
1EBFh											
 1EC2h	_	Unimplemented							_	_	
1EC3h	ADACTPPS	_	_			CLCING	3PPS<5:0>			001100	uuuuuu
1EC4h	_				Unimple	mented				_	_

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

#### REGISTER 5-4: CONFIGURATION WORD 4: MEMORY

R/W-1	U-1	R/W-1	U-1	R/W-1	R/W-1
LVP	_	WRTSAF <sup>(1)</sup>	_	WRTC <sup>(1)</sup>	WRTB <sup>(1)</sup>
bit 13	12	11	10	9	bit 8

R/W-1	U-1	U-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
WRTAPP <sup>(1)</sup>	_		SAFEN <sup>(1)</sup>	BBEN <sup>(1)</sup>	BBSIZE2	BBSIZE1	BBSIZE0
bit 7	6	5	4	3	2	1	bit 0

Legend:			
R = Readable bit	P = Programmable bit	x = Bit is unknown	U = Unimplemented bit, read as '1'
'0' = Bit is cleared	'1' = Bit is set	W = Writable bit	n = Value when blank or after Bulk Erase

bit 13 LVP: Low Voltage Programming Enable bit

1 = Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE Configuration bit is ignored.

 $0 = HV \text{ on } \overline{MCLR}/VPP \text{ must be used for programming.}$ 

The LVP bit cannot be written (to zero) while operating from the LVP programming interface. The purpose of this rule is to prevent the user from dropping out of LVP mode while programming from LVP mode, or accidentally eliminating LVP mode from the configuration state.

The preconditioned (erased) state for this bit is critical.

bit 12 **Unimplemented:** Read as '1'

bit 11 WRTSAF: Storage Area Flash Write Protection bit

1 = SAF NOT write-protected

0 = SAF write-protected

Unimplemented, if SAF is not supported in the device family and only applicable if  $\overline{SAFEN} = 0$ .

bit 10 **Unimplemented:** Read as '1'

bit 9 WRTC: Configuration Register Write Protection bit

1 = Configuration Register NOT write-protected

0 = Configuration Register write-protected

bit 8 WRTB: Boot Block Write Protection bit

1 = Boot Block NOT write-protected

0 = Boot Block write-protected

Only applicable if  $\overline{BBEN} = 0$ .

bit 7 WRTAPP: Application Block Write Protection bit

1 = Application Block NOT write-protected

0 = Application Block write-protected

bit 6-5 **Unimplemented:** Read as '1'

bit 4 SAFEN: SAF Enable bit

1 = SAF disabled

0 = SAF enabled

bit 3 BBEN: Boot Block Enable bit

1 = Boot Block disabled

0 = Boot Block enabled

bit 2-0 BBSIZE[2:0]: Boot Block Size Selection bits

BBSIZE is used only when  $\overline{BBEN} = 0$ 

BBSIZ bits can only be written while BBEN = 1; after BBEN = 0, BBSIZ is write-protected.

Note 1: Bits are implemented as sticky bits. Once protection is enabled, it can only be reset through a Bulk Erase.

# 8.12 Memory Execution Violation

A Memory Execution Violation Reset occurs if executing an instruction being fetched from outside the valid execution area. The different valid execution areas are defined as follows:

- Flash Memory: Table 4-1 shows the addresses available on the PIC16(L)F15325/45 devices based on user Flash size. Execution outside this region generates a memory execution violation.
- Storage Area Flash (SAF): If Storage Area Flash (SAF) is enabled (Section 4.2.3 "Storage Area Flash"), the SAF area (Table 4-2) is not a valid execution area.

Prefetched instructions that are not executed do not cause memory execution violations. For example, a  ${\tt GOTO}$  instruction in the last memory location will prefetch from an invalid location; this is not an error. If an instruction from an invalid location tries to execute, the memory violation is generated immediately, and any concurrent interrupt requests are ignored. When a memory execution violation is generated, the device is reset and flag  $\overline{\text{MEMV}}$  is cleared in PCON1 (Register 8-3) to signal the cause. The flag needs to be set in code after a memory execution violation.

## 10.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- · Interrupt Latency
- · Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 10-1.

**FIGURE 10-1: INTERRUPT LOGIC** 



**Preliminary** © 2016 Microchip Technology Inc. DS40001865B-page 120

#### REGISTER 10-8: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
_	_	_	_	_	_	CCP2IE	CCP1IE
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedHS = Hardware set

bit 7-2

Unimplemented: Read as '0'.

bit 1

CCP2IE: CCP2 Interrupt Enable bit

1 = CCP2 interrupt is enabled

0 = CCP2 interrupt is disabled

bit 0

CCP1IE: CCP1 Interrupt Enable bit

1 = CCP1 interrupt is enabled

0 = CCP1 interrupt is disabled

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt controlled by registers PIE1-PIE7.

#### REGISTER 10-12: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

U-0	R/W/HS-0/0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
_	ZCDIF	_	-	_	_	C2IF	C1IF
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedHS = Hardware set

bit 7 **Unimplemented**: Read as '0'

bit 6 ZCDIF: Zero-Cross Detect (ZCD1) Interrupt Flag bit

1 = An enabled rising and/or falling ZCD1 event has been detected (must be cleared in software)

0 = No ZCD1 event has occurred

bit 5-2 **Unimplemented**: Read as '0'

bit 1 C2IF: Comparator C2 Interrupt Flag bit

1 = Comparator 2 interrupt asserted (must be cleared in software)

0 = Comparator 2 interrupt not asserted

bit 0 C1IF: Comparator C1 Interrupt Flag bit

1 = Comparator 1 interrupt asserted (must be cleared in software)

0 = Comparator 1 interrupt not asserted

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 10-16: PIR6: PERIPHERAL INTERRUPT REQUEST REGISTER 6

U-0	U-0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
_	_	_	_	_	_	CCP2IF	CCP1IF
bit 7							bit 0

Legend:

bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared HS = Hardware set

bit 7-2 **Unimplemented:** Read as '0' bit 1 **CCP2IF:** CCP2 Interrupt Flag bit

Value	CCPM Mode						
value	Capture	Compare	PWM				
1	Capture occurred (must be cleared in software)	Compare match occurred (must be cleared in software)	Output trailing edge occurred (must be cleared in software)				
0	Capture did not occur	Compare match did not occur	Output trailing edge did not occur				

CCP1IF: CCP1 Interrupt Flag bit

Value	CCPM Mode						
value	Capture	Capture Compare					
1	Capture occurred (must be cleared in software)	Compare match occurred (must be cleared in software)	Output trailing edge occurred (must be cleared in software)				
0	Capture did not occur	Compare match did not occur	Output trailing edge did not occur				

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### REGISTER 12-3: WDTPSL: WDT PRESCALE SELECT LOW BYTE REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
	_		PSCNT-	<7:0> <sup>(1)</sup>	_		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **PSCNT<7:0>**: Prescale Select Low Byte bits<sup>(1)</sup>

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

#### REGISTER 12-4: WDTPSH: WDT PRESCALE SELECT HIGH BYTE REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0			
PSCNT<15:8> <sup>(1)</sup>										
bit 7							bit 0			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **PSCNT<15:8>**: Prescale Select High Byte bits<sup>(1)</sup>

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

#### REGISTER 12-5: WDTTMR: WDT TIMER REGISTER

U-0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
_		WDTTMR<3:0>				PSCNT<	17:16> <sup>(1)</sup>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 Unimplemented: Read as '0'

bit 6-3 WDTTMR<3:0>: Watchdog Timer Value bits

bit 2 STATE: WDT Armed Status bit

1 = WDT is armed0 = WDT is not armed

bit 1-0 **PSCNT<17:16>**: Prescale Select Upper Byte bits<sup>(1)</sup>

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

#### **EXAMPLE 13-4: WRITING TO PROGRAM FLASH MEMORY**

```
; This write routine assumes the following:
; 1. 64 bytes of data are loaded, starting at the address in DATA_ADDR
; 2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR,
     stored in little endian format
; 3. A valid starting address (the least significant bits = 00000) is loaded in ADDRH: ADDRL
; 4. ADDRH and ADDRL are located in common RAM (locations 0x70 - 0x7F)
; 5. NVM interrupts are not taken into account
       BANKSEL
                      NVMADRH
       MOVF
                      ADDRH,W
       MOVWF
                      NVMADRH
                                              ; Load initial address
       MOVF
                      ADDRL,W
       MOVWF
                      NVMADRL
                                              ; Load initial data address
       MOVLW
                      LOW DATA_ADDR
       MOVWF
                      FSR0L
       MOVLW
                      HIGH DATA_ADDR
       MOVWF
                      FSR0H
       BCF
                      NVMCON1, NVMREGS
                                              ; Set Program Flash Memory as write location
                      NVMCON1, WREN
                                              ; Enable writes
       BSF
       BSF
                      NVMCON1, LWLO
                                              ; Load only write latches
LOOP
       MOVIW
                      FSR0++
       MOVWF
                      NVMDATL
                                              ; Load first data byte
       MOVIW
                      FSR0++
       MOVWF
                      NVMDATH
                                              ; Load second data byte
       MOVF
                      NVMADRL,W
       XORLW
                      0x1F
                                              ; Check if lower bits of address are 00000
                                              ; and if on last of 32 addresses
                      0x1F
       ANDLW
                      STATUS, Z
                                              ; Last of 32 words?
       BTFSC
       GOTO
                      START_WRITE
                                              ; If so, go write latches into memory
        CALL
                      UNLOCK_SEQ
                                              ; If not, go load latch
        INCF
                      NVMADRL,F
                                               ; Increment address
       GOTO
                      LOOP
START_WRITE
                      NVMCON1, LWLO
       BCF
                                              ; Latch writes complete, now write memory
       CALL
                      UNLOCK SEO
                                              ; Perform required unlock sequence
       BCF
                      NVMCON1, WREN
                                               ; Disable writes
UNLOCK_SEQ
                      55h
       MOVLW
       BCF
                      INTCON, GIE
                                              ; Disable interrupts
                      NVMCON2
       MOVWF
                                              ; Begin unlock sequence
       MOVLW
                      AAh
       MOVWF
                      NVMCON2
       BSF
                      NVMCON1,WR
       BSF
                      INTCON, GIE
                                               ; Unlock sequence complete, re-enable interrupts
       return
```

TABLE 15-2: PPS INPUT SIGNAL ROUTING OPTIONS (PIC16(L)F15345)


		Default	5	Remappable to Pins of PORTx PIC16(L)F15345				
INPUT SIGNAL NAME	Input Register Name	Location at	Reset Value (xxxPPS<4:0>)					
		POR	(	PORTA	PORTB	PORTC		
INT	INTPPS	RA2	00010	•	•	•		
T0CKI	T0CKIPPS	RA2	00010	•	•	•		
T1CKI	T1CKIPSS	RA5	00101	•	•	•		
T1G	T1GPPS	RA4	00100	•	•	•		
T2IN	T2INPPS	RA5	00101	•	•	•		
CCP1	CCP1PPS	RC5	10101	•	•	•		
CCP2	CCP2PPS	RC3	10011	•	•	•		
CWG1IN	CWG1INPPS	RA2	00010	•	•	•		
CLCIN0	CLCIN0PPS	RC3	00010	•	•	•		
CLCIN1	CLCIN1PPS	RC4	10011	•	•	•		
CLCIN2	CLCIN2PPS	RC1	01100	•	•	•		
CLCIN3	CLCIN3PPS	RA5	01101	•	•	•		
ADACT	ADACTPPS	RC2	10010	•	•	•		
SCK1/SCL1	SSP1CLKPPS	RB6	01110	•	•	•		
SDI1/SDA1	SSP1DATPPS	RB4	01100	•	•	•		
SS1	SSP1SS1PPS	RC6	10110	•	•	•		
RX1/DT1	RX1PPS	RB5	01101	•	•	•		
CK1	TX1PPS	RB7	01111	•	•	•		
RX2/DT2	RX2PPS	RC1	10001	•	•	•		
CK2	TX2PPS	RC0	10000	•	•	•		

TABLE 15-6: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PPSLOCK	_	_	_	_	_	_	_	PPSLOCKED	200
INTPPS	_	_			INT	PPS<5:0>			199
T0CKIPPS	_	_			T0Ck	(IPPS<5:0>			199
T1CKIPPS	_	_			T1Ck	(IPPS<5:0>			199
T1GPPS	_	_			T1G	PPS<5:0>			199
T2AINPPS					T2AII	NPPS<5:0>			199
CCP1PPS	_	_			CCP	1PPS<5:0>			199
CCP2PPS	_	_			CCP	2PPS<5:0>			199
CWG1PPS	_	_			CWG	1PPS<5:0>			199
SSP1CLKPPS	_	_			SSP1C	LKPPS<5:0	>		199
SSP1DATPPS	_	_			SSP1D	ATPPS<5:0	>		199
SSP1SSPPS	_	_			SSP19	SSPPS<5:0>	•		199
RX1PPS	_	_			RXI	PPS<5:0>			200
TX1PPS	_	_			TXI	PPS<5:0>			199
CLCIN0PPS	_	_			CLCIN	NOPPS<5:0>			199
CLCIN1PPS	_	_			CLCIN	N1PPS<5:0>			199
CLCIN2PPS	_	_			CLCIN	N2PPS<5:0>			199
CLCIN3PPS	_	_			CLCIN	N3PPS<5:0>			199
RX2PPS	_	_			RX2	:PPS<5:0>			199
TX2PPS	_	_			TX2	PPS<5:0>			199
ADACTPPS	_	_			ADAC	TPPS<5:0>			199
RA0PPS	_	_	_			RA0PPS<	4:0>		200
RA1PPS	_	_	_			RA1PPS<	4:0>		200
RA2PPS	_	_	_			RA2PPS<	4:0>		200
RA3PPS	_	_	_			RA3PPS<	4:0>		200
RA4PPS	_	_	_			RA4PPS<	4:0>		200
RA5PPS	_	_	_			RA5PPS<	4:0>		200
RB4PPS <sup>(1)</sup>	_	_	_			RB4PPS<	4:0>		200
RB5PPS <sup>(1)</sup>	_	_	_			RB5PPS<	4:0>		200
RB6PPS <sup>(1)</sup>	_	_	_			RB6PPS<	4:0>		200
RB7PPS <sup>(1)</sup>	_	_	_			RB7PPS<	4:0>		200
RC0PPS	_	_				RC0PPS<	4:0>		200

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.

Note 1: Present on PIC16(L)F15345 only.



PIC16(L)F15325/45

## TABLE 28-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

## TABLE 28-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

#### 28.3.8 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

# 28.3.9 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 9.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

### 28.3.10 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

**FIGURE 31-2:** INPUT DATA SELECTION AND GATING **Data Selection** LCx\_in-Data GATE 1 LCxD1G1T lcxd1T lcxd1N LCxD1G1N LCx\_in-LCxD2G1T LCxD1S<5:0> LCxD2G1N -lcxg1 LCx\_in-LCxD3G1T LCxG1POL lcxd2T LCxD3G1N lcxd2N LCxD4G1T LCx\_in-LCxD2S<5:0> LCxD4G1N LCx\_in-Data GATE 2 – lcxg2 lcxd3T (Same as Data GATE 1) lcxd3N Data GATE 3 LCx\_in--lcxg3 LCxD3S<5:0> (Same as Data GATE 1) Data GATE 4 LCx\_in--lcxg4 (Same as Data GATE 1) lcxd4T lcxd4N LCx\_in-LCxD4S<5:0>

#### 32.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allows time for the slave software to decide whether it wants to  $\overline{\mathsf{ACK}}$  the receive address or data byte.

This list describes the steps that need to be taken by slave software to use these options for  $I^2C$  communication. Figure 32-16 displays a module using both address and data holding. Figure 32-17 includes the operation with the SEN bit of the SSP1CON2 register set.

- S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSP1IF is set and CKP cleared after the eighth falling edge of SCL.
- 3. Slave clears the SSP1IF.
- Slave can look at the ACKTIM bit of the SSP1CON3 register to determine if the SSP1IF was after or before the ACK.
- Slave reads the address value from SSP1BUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- Slave releases the clock by setting CKP.
- 8. SSP1IF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSP1IF.

Note: SSP1IF is still set after the ninth falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSP1IF not set

- SSP1IF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSP1CON3 to determine the source of the interrupt.
- Slave reads the received data from SSP1BUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSP1STAT register.

#### 33.6 Register Definitions: EUSART Control

#### REGISTER 33-1: TXxSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

Legend: W = Writable bit R = Readable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Unused in this mode - value ignored

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 TX9: 9-bit Transmit Enable bit

> 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission

**TXEN:** Transmit Enable bit (1) bit 5

1 = Transmit enabled

0 = Transmit disabled

bit 4 SYNC: EUSART Mode Select bit

> 1 = Synchronous mode 0 = Asynchronous mode

bit 3 SENDB: Send Break Character bit

Asynchronous mode:

1 = Send SYNCH BREAK on next transmission - Start bit, followed by 12 '0' bits, followed by Stop

bit; cleared by hardware upon completion

0 = SYNCH BREAK transmission disabled or completed

Synchronous mode:

Unused in this mode - value ignored

bit 2 BRGH: High Baud Rate Select bit

> Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode:

Unused in this mode - value ignored

bit 1 TRMT: Transmit Shift Register Status bit


> 1 = TSR empty 0 = TSR full

bit 0 TX9D: Ninth bit of Transmit Data

Can be address/data bit or a parity bit.

Note 1: SREN/CREN overrides TXEN in Sync mode.

#### FIGURE 37-13: **CAPTURE/COMPARE/PWM TIMINGS (CCP)**




# TABLE 37-19: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Co	nditions (unless otherwise stated)
Operating Temperature	$-40^{\circ}C \le TA \le +125^{\circ}C$

Param. No.	Sym.	Characteris	Min.	Турт	Max	Units	Conditions	
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	F		ns	
			With Prescaler	20/			ns	
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	1	/	ns	
			With Prescaler	220	/	_	ns	
CC03*	TccP	CCPx Input Period	^	376y + 40 N		> —	ns	N = prescale value

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.








FIGURE 37-18: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)



# 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension Lim	MIN	NOM	MAX		
Number of Pins	N		20		
Pitch	е		1.27 BSC		
Overall Height	Α	ı	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	_	0.30	
Overall Width	Е	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	12.80 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20 - 0.33			
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2  $\,$