

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 12 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 224 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 11x10b; D/A 1x5b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 16-UQFN Exposed Pad |
| Supplier Device Package | 16-UQFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf15325-i-jq |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F15325/45

TABLE 1: PIC16(L)F153XX FAMILY TYPES

| Device | Data Sheet Index | Program Flash Memory (KW) | Program Flash Memory (KB) | Storage Area Flash (B) | Data SRAM (bytes) | I/OPins | 10-bit ADC | 5-bit DAC | Comparator | 8-bit/ (with HLT) Timer | 16-bit Timer | Window Watchdog Timer | CCP/10-bit PWM | CWG | NCO | CLC | Zero-Cross Detect | Temperature Indicator | Memory Access Partition | Device Information Area | EUSART/ I ² C-SPI | Peripheral Pin Select | Peripheral Module Disable | Debug ⁽¹⁾ |
|----------------|------------------|---------------------------|---------------------------|------------------------|----------------------|---------|------------|-----------|------------|-------------------------|--------------|-----------------------|----------------|-----|-----|-----|-------------------|-----------------------|-------------------------|--------------------------------|------------------------------|-----------------------|---------------------------|----------------------|
| PIC16(L)F15313 | (C) | 2 | 3.5 | 224 | 256 | 6 | 5 | 1 | 1 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Y | Y | Y | Y | 1/1 | Υ | Y | Ι |
| PIC16(L)F15323 | (C) | 2 | 3.5 | 224 | 256 | 12 | 11 | 1 | 2 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Y | Υ | Υ | Υ | 1/1 | Υ | Υ | Ι |
| PIC16(L)F15324 | (D) | 4 | 7 | 224 | 512 | 12 | 11 | 1 | 2 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Y | Υ | Υ | Υ | 2/1 | Υ | Υ | Ι |
| PIC16(L)F15325 | (B) | 8 | 14 | 224 | 1024 | 12 | 11 | 1 | 2 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Υ | Υ | Υ | Υ | 2/1 | Υ | Υ | Ι |
| PIC16(L)F15344 | (D) | 4 | 7 | 224 | 512 | 18 | 17 | 1 | 2 | 1 | 2 | Y | 2/4 | 1 | 1 | 4 | Y | Υ | Υ | Υ | 2/1 | Υ | Υ | Ι |
| PIC16(L)F15345 | (B) | 8 | 14 | 224 | 1024 | 18 | 17 | 1 | 2 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Y | Υ | Υ | Υ | 2/1 | Υ | Υ | Ι |
| PIC16(L)F15354 | (A) | 4 | 7 | 224 | 512 | 25 | 24 | 1 | 2 | 1 | 2 | Y | 2/4 | 1 | 1 | 4 | Y | Υ | Υ | Υ | 2/2 | Υ | Υ | Ι |
| PIC16(L)F15355 | (A) | 8 | 14 | 224 | 1024 | 25 | 24 | 1 | 2 | 1 | 2 | Y | 2/4 | 1 | 1 | 4 | Y | Υ | Υ | Υ | 2/2 | Υ | Υ | Ι |
| PIC16(L)F15356 | (E) | 16 | 28 | 224 | 2048 | 25 | 24 | 1 | 2 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Y | Υ | Υ | Υ | 2/2 | Υ | Υ | Ι |
| PIC16(L)F15375 | (E) | 8 | 14 | 224 | 1024 | 36 | 35 | 1 | 2 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Y | Υ | Υ | Υ | 2/2 | Υ | Υ | Ι |
| PIC16(L)F15376 | (E) | 16 | 28 | 224 | 2048 | 36 | 35 | 1 | 2 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Y | Υ | Υ | Υ | 2/2 | Y | Υ | Ι |
| PIC16(L)F15385 | (E) | 8 | 14 | 224 | 1024 | 44 | 43 | 1 | 2 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Y | Υ | Y | Υ | 2/2 | Y | Υ | Ι |
| PIC16(L)F15386 | (E) | 16 | 28 | 224 | 2048 | 44 | 43 | 1 | 2 | 1 | 2 | Υ | 2/4 | 1 | 1 | 4 | Υ | Υ | Υ | Υ | 2/2 | Υ | Υ | Ι |

Note 1: I - Debugging integrated on chip.

Data Sheet Index:

| ote: | For other small form-factor package availability and marking information, visit | | | | | | | |
|------------|---|---|--|--|--|--|--|--|
| E: | DS40001866 | PIC16(L)F15356/75/76/85/86 Data Sheet, 28/40/48-Pin | | | | | | |
| D: | Future Release | PIC16(L)F15324/44 Data Sheet, 14/20-Pin | | | | | | |
| C: | Future Release | PIC16(L)F15313/23 Data Sheet, 8/14-Pin | | | | | | |
| B: | DS40001865 | PIC16(L)F15325/45 Data Sheet, 14/20-Pin | | | | | | |
| A : | DS40001853 | PIC16(L)F15354/5 Data Sheet, 28-Pin | | | | | | |

Note: For other small form-factor package availability and marking information, visit www.microchip.com/packaging or contact your local sales office.

4.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0X2FEF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks. Refer to Figure 4-10 for the Linear Data Memory Map.

Note: The address range 0x2000 to 0x2FF0 represents the complete addressable Linear Data Memory up to Bank 50. The actual implemented Linear Data Memory will differ from one device to the other in a family. Confirm the memory limits on every device.

Unimplemented memory reads as $0 \ge 00$. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.

FIGURE 4-10: LINEAR DATA MEMORY MAP

4.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire Program Flash Memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the Program Flash Memory cannot be accomplished via the FSR/INDF interface. All instructions that access Program Flash Memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 4-11: PROGRAM FLASH MEMORY MAP

PIC16(L)F15325/45

| REGISTER 10-3: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 | | | | | | | | | | | | |
|---|---|--------------------------------|--|------------------|------------------|------------------|-------------|--|--|--|--|--|
| R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | | | | | |
| OSFIE | CSWIE | | _ | — | _ | _ | ADIE | | | | | |
| bit 7 | | | | | | | bit 0 | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | | | | | | |
| u = Bit is und | changed | x = Bit is unkr | nown | -n/n = Value a | at POR and BOI | R/Value at all o | ther Resets | | | | | |
| '1' = Bit is se | t | '0' = Bit is cle | ared | | | | | | | | | |
| | | | | | | | | | | | | |
| bit 7 | OSFIE: Oscillator Fail Interrupt Enable bit | | | | | | | | | | | |
| | 1 = Enables the Oscillator Fail Interrupt 0 = Disables the Oscillator Fail Interrupt | | | | | | | | | | | |
| bit 6 | CSWIE: Cloc | k Switch Comp | lete Interrupt l | Enable bit | | | | | | | | |
| | 1 = The clock 0 = The clock | switch module switch module | e interrupt is er e interrupt is di | nabled sabled | | | | | | | | |
| bit 5-1 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | |
| bit 0 | ADIE: Analog | J-to-Digital Con | verter (ADC) I | nterrupt Enabl | e bit | | | | | | | |
| | 1 = Enables t | he ADC interru | pt | | | | | | | | | |
| | 0 = Disables | the ADC interru | upt | | | | | | | | | |
| | | | | | | | | | | | | |
| Note: B | it PEIE of the IN | TCON register | must be | | | | | | | | | |
| Se | et to enable ar | ny peripheral | interrupt | | | | | | | | | |
| CC | ontrolled by regis | ters PIE1-PIE7 | , I | | | | | | | | | |

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 |
|---|---------------------|-------------------|-----------|--------------|------------------|------------------|-------------|
| | — | | | _ | <u> </u> | CCP2IE | CCP1IE |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Reada | able bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| u = Bit is unchanged x = Bit is unknown | | | nown | -n/n = Value | at POR and BOI | R/Value at all o | ther Resets |
| '1' = Bit is | set | '0' = Bit is cle | ared | HS = Hardwa | are set | | |
| | | | | | | | |
| bit 7-2 | Unimplemen | ted: Read as ' | 0'. | | | | |
| bit 1 | CCP2IE: CCF | P2 Interrupt En | able bit | | | | |
| | 1 = CCP2 in | terrupt is enab | led | | | | |
| | 0 = CCP2 In | iterrupt is disat | oled | | | | |
| bit 0 | CCP1IE: CCF | P1 Interrupt En | able bit | | | | |
| | 1 = CCP1 in | iterrupt is enab | led | | | | |
| | 0 = CCP1 in | terrupt is disab | led | | | | |
| | | | | | | | |
| Note: | Bit PEIE of the IN | TCON register | must be | | | | |
| | set to enable an | ny peripheral | interrupt | | | | |
| | controlled by regis | ters PIE1-PIE7 | | | | | |

REGISTER 10-8: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6

11.1.2 INTERRUPTS DURING DOZE

If an interrupt occurs and the Recover-on-Interrupt bit is clear (ROI = 0) at the time of the interrupt, the Interrupt Service Routine (ISR) continues to execute at the rate selected by DOZE<2:0>. Interrupt latency is extended by the DOZE<2:0> ratio.

If an interrupt occurs and the ROI bit is set (ROI = 1) at the time of the interrupt, the DOZEN bit is cleared and the CPU executes at full speed. The prefetched instruction is executed and then the interrupt vector sequence is executed. In Figure 11-1, the interrupt occurs during the 2^{nd} instruction cycle of the Doze period, and immediately brings the CPU out of Doze. If the Doze-On-Exit (DOE) bit is set (DOE = 1) when the RETFIE operation is executed, DOZEN is set, and the CPU executes at the reduced rate based on the DOZE<2:0> ratio.

11.2 Sleep Mode

Sleep mode is entered by executing the SLEEP instruction, while the Idle Enable (IDLEN) bit of the CPUDOZE register is clear (IDLEN = 0). If the SLEEP instruction is executed while the IDLEN bit is set (IDLEN = 1), the CPU will enter the IDLE mode (Section 11.2.3 "Low-Power Sleep Mode").

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running if enabled for operation during Sleep
- 2. The PD bit of the STATUS register is cleared
- 3. The $\overline{\text{TO}}$ bit of the STATUS register is set
- 4. CPU Clock and System Clock
- 5. 31 kHz LFINTOSC, HFINTOSC and SOSC are unaffected and peripherals using them may continue operation in Sleep.
- 6. ADC is unaffected if the dedicated FRC oscillator is selected the conversion will be left abandoned if FOSC is selected and ADRES will have an incorrect value
- 7. I/O ports maintain the status they had before Sleep was executed (driving high, low, or high-impedance). This does not apply in the case of any asynchronous peripheral which is active and may affect the I/O port value
- 8. Resets other than WDT are not affected by Sleep mode

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using any oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Any module with a clock source that is not Fosc can be enabled. Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 21.0 "5-Bit Digital-to-Analog Converter (DAC1) Module", Section 18.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

11.2.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled.
- 2. BOR Reset, if enabled.
- 3. POR Reset.
- 4. Watchdog Timer, if enabled.
- 5. Any external interrupt.
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information).

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 8.12 "Memory Execution Violation**".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.

13.3.5 MODIFYING FLASH PROGRAM MEMORY

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

FIGURE 13-6:

FLASH PROGRAM MEMORY MODIFY FLOWCHART

13.4 Register Definitions: Flash Program Memory Control

REGISTER 13-1: NVMDATL: NONVOLATILE MEMORY DATA LOW BYTE REGISTER

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | | | | |
|-------------------|---------|---------------------|---------|-----------------|--------------------|---------------------|---------|--|--|--|--|
| NVMDAT<7:0> | | | | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readable bi | t | W = Writable bit | | U = Unimplem | ented bit, read as | '0' | | | | | |
| u = Bit is unchar | nged | x = Bit is unknov | vn | -n/n = Value at | POR and BOR/V | alue at all other l | Resets | | | | |
| '1' = Bit is set | | '0' = Bit is cleare | ed | | | | | | | | |

bit 7-0 NVMDAT<7:0>: Read/write value for Least Significant bits of program memory

REGISTER 13-2: NVMDATH: NONVOLATILE MEMORY DATA HIGH BYTE REGISTER

| U-0 | U-0 | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | | | | |
|-------|-----|---------|--------------|---------|---------|---------|---------|--|--|--|--|
| — | — | | NVMDAT<13:8> | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-6 | Unimplemented: Read as '0' |
|---------|----------------------------|
|---------|----------------------------|

bit 5-0 NVMDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 13-3: NVMADRL: NONVOLATILE MEMORY ADDRESS LOW BYTE REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | |
|-------------|---------|---------|---------|---------|---------|---------|---------|--|--|--|
| NVMADR<7:0> | | | | | | | | | | |
| bit 7 bit 0 | | | | | | | | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 NVMADR<7:0>: Specifies the Least Significant bits for program memory address

REGISTER 13-4: NVMADRH: NONVOLATILE MEMORY ADDRESS HIGH BYTE REGISTER

| U-1 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------|---------|---------|---------|-------------|---------|---------|---------|
| (1) | | | | NVMADR<14:8 | }> | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7 Unimplemented: Read as '1'

bit 6-0 NVMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Bit is undefined while WR = 1

| U-0 | U-0 | R/W-1/1 | R/W-1/1 | U-0 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
|-------|-----|---------|---------|-----|---------|---------|---------|
| — | _ | SLRA5 | SLRA4 | — | SLRA2 | SLRA1 | SLRA0 |
| bit 7 | | | | | | | bit 0 |

REGISTER 14-7: SLRCONA: PORTA SLEW RATE CONTROL REGISTER

Legend:

bit 5-0

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
|----------------------|----------------------|---|
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-6 | Unimplemented: Read as '0' |
|---------|--|
| bit 5-4 | SLRA<5:4>: PORTA Slew Rate Enable bits For RA<5:4> pins, respectively 1 = Port pin slew rate is limited 0 = Port pin slews at maximum rate |
| bit 3 | Unimplemented: Read as '0' |
| bit 2-0 | SLRA<2:0>: PORTA Slew Rate Enable bits For RA<2:0> pins, respectively 1 = Port pin slew rate is limited 0 = Port pin slews at maximum rate |

REGISTER 14-8: INLVLA: PORTA INPUT LEVEL CONTROL REGISTER

| U-0 | U-0 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
|-------|-----|---------|---------|---------|---------|---------|---------|
| — | — | INLVLA5 | INLVLA4 | INLVLA3 | INLVLA2 | INLVLA1 | INLVLA0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-6 | Unimplemented: Read as '0' |
|---------|----------------------------|
|---------|----------------------------|

INLVLA<5:0>: PORTA Input Level Select bits

For RA<5:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

© 2016 Microchip Technology Inc.

14.4 PORTB Registers (PIC16(L)F15345 only)

14.4.1 DATA REGISTER

PORTB is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 14-10). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., disable the output driver). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Figure 14-1 shows how to initialize PORTB.

Reading the PORTB register (Register 14-9) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATB).

The PORT data latch LATB (Register 14-11) holds the output port data, and contains the latest value of a LATB or PORTB write.

14.4.2 DIRECTION CONTROL

The TRISB register (Register 14-10) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

14.4.3 OPEN-DRAIN CONTROL

The ODCONB register (Register 14-14) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONB bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONB bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

| Note: | It is not necessary to set open-drain control when using the pin for I ² C; the I ² C |
|-------|---|
| | module controls the pin and makes the pin open-drain. |

14.4.4 SLEW RATE CONTROL

The SLRCONB register (Register 14-15) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONB bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONB bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

14.4.5 INPUT THRESHOLD CONTROL

The INLVLB register (Register 14-8) controls the input voltage threshold for each of the available PORTB input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTB register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 37-4 for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

14.4.6 ANALOG CONTROL

The ANSELB register (Register 14-12) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with its TRIS bit clear and its ANSEL bit set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

| Note: | The ANSELB bits default to the Analog | | | | | | | |
|-------|--|--|--|--|--|--|--|--|
| | mode after Reset. To use any pins as | | | | | | | |
| | digital general purpose or periphera | | | | | | | |
| | inputs, the corresponding ANSEL bits | | | | | | | |
| | must be initialized to '0' by user software. | | | | | | | |

14.4.7 WEAK PULL-UP CONTROL

The WPUB register (Register 14-5) controls the individual weak pull-ups for each PORT pin.

14.4.8 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions.

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic or by enabling an analog output, such as the DAC. See **Section 15.0** "**Peripheral Pin Select (PPS) Module**" for more information.

Analog input functions, such as ADC and comparator inputs are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 | |
|--|-----------------------------------|-----------------|---------|------------------------------------|----------------|------------------|-------------|--|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | _ | — | — | _ | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | R = Readable bit W = Writable bit | | bit | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is uncha | anged | x = Bit is unkr | nown | -n/n = Value | at POR and BOI | R/Value at all o | ther Resets | |
| '1' = Bit is set '0' = Bit is cleared | | | | | | | | |
| | | | | | | | | |
| bit 7-4 WPUB<7:4>: Weak Pull-up Register bits 1 = Pull-up enabled | | | | | | | | |

REGISTER 14-13: WPUB: WEAK PULL-UP PORTB REGISTER

| bit 7-4 | WPUB<7:4>: Weak Pull-up Register bits |
|---------|---------------------------------------|
| | 1 = Pull-up enabled |
| | 0 = Pull-up disabled |
| bit 3-0 | Unimplemented: Read as '0' |

REGISTER 14-14: ODCONB: PORTB OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 |
|---------|---------|---------|---------|-----|-----|-----|-------|
| ODCB7 | ODCB6 | ODCB5 | ODCB4 | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-4 | ODCB<7:4>: PORTB Open-Drain Enable bits For RB<7:4> pins, respectively 1 = Port pin operates as open-drain drive (sink current only) 0 = Port pin operates as standard push-pull drive (source and sink current) |
|---------|--|
| bit 3-0 | Unimplemented: Read as '0' |

PIC16(L)F15325/45

| REGISTER [·] | 16-6: PMD | 5 – PMD CON | ITROL REGI | STER 5 | | | |
|------------------------------|--------------------------|-------------------|------------|----------------|------------------|------------------|--------------|
| U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 |
| | _ | | CLC4MD | CLC3MD | CLC2MD | CLC1MD | — |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplem | nented bit, read | l as '0' | |
| u = Bit is unc | hanged | x = Bit is unkr | nown | -n/n = Value a | t POR and BO | R/Value at all o | other Resets |
| '1' = Bit is set | t | '0' = Bit is clea | ared | q = Value dep | ends on condit | ion | |
| | | | | | | | |
| bit 7-5 | Unimplemen | ted: Read as '0 |)' | | | | |
| bit 4 | CLC4MD: Dis | sable CLC4 bit | | | | | |
| | 1 = CLC4 mo | odule disabled | | | | | |
| | 0 = CLC4 mc | odule enabled | | | | | |
| bit 3 | CLC3MD: Dis | sable CLC3 bit | | | | | |
| | 1 = CLC3 mo | odule disabled | | | | | |
| | 0 = CLC3 mc | odule enabled | | | | | |
| bit 2 | CLC2MD: Dis | sable CLC2 bit | | | | | |
| | 1 = CLC2 mc | odule disabled | | | | | |
| | 0 = CLC2 module enabled | | | | | | |
| bit 1 | CLC1MD: Dis | sable CLC bit | | | | | |
| | 1 = CLC1 module disabled | | | | | | |
| | 0 = CLC1 mc | odule enabled | | | | | |
| bit 0 | Unimplemen | ted: Read as '(|)' | | | | |

REGISTER 17-4: IOCBP: INTERRUPT-ON-CHANGE PORTB POSITIVE EDGE REGISTER

| R/W-0/0 R/W-0/0 R/W-0/0 U-0 U-0 U-0 IOCBP7 IOCBP6 IOCBP5 IOCBP4 — — — — bit 7 bit 0 | Legend: | | | | | | | |
|--|---------|---------|---------|---------|-----|-----|-----|-------|
| R/W-0/0 R/W-0/0 R/W-0/0 U-0 U-0 U-0 IOCBP7 IOCBP6 IOCBP5 IOCBP4 — — — — bit 7 IOCBP5 IOCBP4 IOCBP5 IOCBP5 IOCBP4 IOCBP5 IOCBP5 | | | | | | | | bit 0 |
| R/W-0/0 R/W-0/0 R/W-0/0 U-0 U-0 U-0 U-0 IOCBP7 IOCBP6 IOCBP5 IOCBP4 | hit 7 | • | • | • | | • | | bit 0 |
| R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 U-0 U-0 U-0 U-0 | IOCBP7 | IOCBP6 | IOCBP5 | IOCBP4 | _ | — | — | — |
| | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 |

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
|----------------------|----------------------|---|
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-4 | IOCBP<7:4>: Interrupt-on-Change PORTB Positive Edge Enable bits 1 = Interrupt-on-Change enabled on the pin for a positive-going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge. |
|---------|--|
| bit 3-0 | 0 = Interrupt-on-Change disabled for the associated pin. Unimplemented: read as '0' |
| ~ | |

REGISTER 17-5: IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 |
|-------------|---------|---------|---------|-----|-----|-----|-----|
| IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | — | — | — | — |
| bit 7 bit 0 | | | | | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-4 **IOCBN<7:4>:** Interrupt-on-Change PORTB Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative-going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.
- bit 3-0 Unimplemented: read as '0'

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|----------|---|-----------|--------|---------|------------------|---------------|-------|--------|---------------------|
| TMR0L | Holding Register for the Least Significant Byte of the 16-bit TMR0 Register | | | | | | | 270* | |
| TMR0H | Holding Register for the Most Significant Byte of the 16-bit TMR0 Register | | | | | | | 270* | |
| T0CON0 | T0EN | — | TOOUT | T016BIT | | TOOUTPS | <3:0> | | 273 |
| T0CON1 | | T0CS<2:0> | | TOASYNC | SYNC T0CKPS<3:0> | | | | |
| T0CKIPPS | — | — | | | T0CKIPPS | T0CKIPPS<5:0> | | | |
| TMR0PPS | — | — | | | TMR0PPS< | <5:0> | | | 199 |
| T1GCON | GE | GPOL | GTM | GSPM | GGO/DONE | GVAL | — | — | 285 |
| INTCON | GIE | PEIE | — | — | — | — | — | INTEDG | 124 |
| PIR0 | — | — | TMR0IF | IOCIF | — | — | — | INTF | 133 |
| PIE0 | _ | — | TMR0IE | IOCIE | — | — | _ | INTE | 125 |

TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

* Page with Register information.

27.5.4 LEVEL-TRIGGERED HARDWARE LIMIT MODE

In the Level-Triggered Hardware Limit Timer modes the counter is reset by high or low levels of the external signal TMRx_ers, as shown in Figure 27-7. Selecting MODE<4:0> = 0.0110 will cause the timer to reset on a low level external signal. Selecting MODE<4:0> = 0.0111 will cause the timer to reset on a high level external signal. In the example, the counter is reset while TMRx_ers = 1. ON is controlled by BSF and BCF instructions. When ON = 0 the external signal is ignored.

When the CCP uses the timer as the PWM time base then the PWM output will be set high when the timer starts counting and then set low only when the timer count matches the CCPRx value. The timer is reset when either the timer count matches the PRx value or two clock periods after the external Reset signal goes true and stays true.

The timer starts counting, and the PWM output is set high, on either the clock following the PRx match or two clocks after the external Reset signal relinquishes the Reset. The PWM output will remain high until the timer counts up to match the CCPRx pulse width value. If the external Reset signal goes true while the PWM output is high then the PWM output will remain high until the Reset signal is released allowing the timer to count up to match the CCPRx value.

REGISTER 29-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|-----------------|---------|-----------------|---------|----------------|------------------|------------------|--------------|
| | | | PWMxI | DC<9:2> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | pit | U = Unimplen | nented bit, read | as '0' | |
| u = Bit is unch | anged | x = Bit is unkn | own | -n/n = Value a | at POR and BO | R/Value at all o | other Resets |

bit 7-0 **PWMxDC<9:2>:** PWM Duty Cycle Most Significant bits These bits are the MSbs of the PWM duty cycle. The two LSbs are found in PWMxDCL Register.

REGISTER 29-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

'0' = Bit is cleared

| R/W-x/u | R/W-x/u | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|---------|---------|-----|-----|-----|-----|-----|-------|
| PWMxD | C<1:0> | — | — | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-6 **PWMxDC<1:0>:** PWM Duty Cycle Least Significant bits These bits are the LSbs of the PWM duty cycle. The MSbs are found in PWMxDCH Register.

bit 5-0 Unimplemented: Read as '0'

'1' = Bit is set

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|------------------|------------------------------|--------------------------------------|----------------------------------|---|------------------|----------|----------|
| LCxG1D4T | LCxG1D4N | LCxG1D3T | LCxG1D3N | LCxG1D2T | LCxG1D2N | LCxG1D1T | LCxG1D1N |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | l as '0' | |
| u = Bit is uncha | anged | x = Bit is unknown | | -n/n = Value at POR and BOR/Value at all other Resets | | | |
| '1' = Bit is set | | '0' = Bit is cleared | | | | | |
| | | | | | | | |
| bit 7 | LCxG1D4T: 0 | Gate 0 Data 4 1 | rue (non-inve | rted) bit | | | |
| | 1 = CLCIN3 | (true) is gated i | nto CLCx Gat | e O | | | |
| hit C | 0 = CLCIN3 | (true) is not gai | | Gate U | | | |
| DILO | 1 = CLCIN3 | (inverted) is an | ted into CLCx | Cate 0 | | | |
| | 0 = CLCIN3 | (inverted) is ga | t gated into CLCX | _Cx Gate 0 | | | |
| bit 5 | LCxG1D3T: | Gate 0 Data 3 1 | rue (non-inve | rted) bit | | | |
| | 1 = CLCIN2 (| (true) is gated i | nto CLCx Gat | e 0 | | | |
| | 0 = CLCIN2 (| (true) is not gat | ed into CLCx | Gate 0 | | | |
| bit 4 | LCxG1D3N: | Gate 0 Data 3 I | Negated (inver | rted) bit | | | |
| | 1 = CLCIN2 (0 = CLCIN2 (| (inverted) is ga (inverted) is no | ted into CLCx t gated into CL | Gate 0 _Cx Gate 0 | | | |
| bit 3 | LCxG1D2T: 0 | Gate 0 Data 2 1 | rue (non-inve | rted) bit | | | |
| | 1 = CLCIN1 (| (true) is gated i | nto CLCx Gat | e 0 ´ | | | |
| | 0 = CLCIN1 (| (true) is not gat | ted into I CLCx | Gate 0 | | | |
| bit 2 | LCxG1D2N: | Gate 0 Data 2 I | Negated (inver | rted) bit | | | |
| | 1 = CLCIN1(| (inverted) is ga | ted into CLCx | Gate 0 | | | |
| 1.11.4 | 0 = CLCIN1 (| (inverted) is no | | LCx Gate 0 | | | |
| DIT 1 | | sate 0 Data 1 I | rue (non-invel | rted) bit | | | |
| | 1 = CLCINO (0 = CLCINO (| (true) is gated i | ted into CLCx Gat | e o Gate 0 | | | |
| bit 0 | LCxG1D1N: (| Gate 0 Data 1 | Negated (inve | rted) bit | | | |
| | 1 = CLCIN0 (| (inverted) is ga | ted into CLCx | Gate 0 | | | |
| | 0 = CLCIN0 | (inverted) is no | t gated into CL | _Cx Gate 0 | | | |
| | | | | | | | |

REGISTER 31-7: CLCxGLS0: GATE 0 LOGIC SELECT REGISTER

| R/W-0/0 | R-1/1 | U-0 | R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 |
|------------------|---|-----------------------|--------------------------------|------------------|------------------|-------------------|-------------|
| ABDOVF | RCIDL | — | SCKP | BRG16 | | WUE | ABDEN |
| bit 7 | 1 | | | I | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimple | mented bit, read | d as '0' | |
| u = Bit is unch | anged | x = Bit is unki | nown | -n/n = Value | at POR and BO | R/Value at all o | ther Resets |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | |
| | | | | | | | |
| bit 7 | ABDOVF: Au | ito-Baud Detec | t Overflow bit | | | | |
| | Asynchronou | <u>s mode</u> : | | | | | |
| | \perp = Auto-bau | d timer overnov | vea overflow | | | | |
| | Synchronous | mode: | overnow | | | | |
| | Don't care | | | | | | |
| bit 6 | RCIDL: Rece | ive Idle Flag bi | t | | | | |
| | Asynchronou | <u>s mode</u> : | | | | | |
| | 1 = Receiver | is idle | ed and the rea | coivor is rocoiv | ling | | |
| | Synchronous | mode: | | | ling | | |
| | Don't care | | | | | | |
| bit 5 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 4 | SCKP: Clock | /Transmit Pola | rity Select bit | | | | |
| | Asynchronous mode: | | | | | | |
| | 1 = Idle state for transmit (TX) is a low level 0 = Idle state for transmit (TX) is a high level | | | | | | |
| | Synchronous mode: | | | | | | |
| | \perp = Idle state | for clock (CK) | is a high level | | | | |
| bit 3 | BRG16: 16-bit Baud Rate Generator bit | | | | | | |
| bit o | 1 = 16-bit Baud Rate Generator is used | | | | | | |
| | 0 = 8-bit Bau | ld Rate Genera | ator is used | | | | |
| bit 2 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 1 | WUE: Wake- | up Enable bit | | | | | |
| | Asynchronou | <u>s mode</u> : | | | | | |
| | 1 = USART w | /ill continue to | sample the Rx | pin – interrup | t generated on | falling edge; bit | cleared in |
| | 0 = RX nin nc | on following his | sing eage. or rising edge o | letected | | | |
| | Synchronous | <u>mode</u> : | i noing eage t | | | | |
| | Unused in thi | s mode – value | e ignored | | | | |
| bit 0 | ABDEN: Auto | -Baud Detect | Enable bit | | | | |
| | Asynchronou | <u>s mode</u> : | | | | | |
| | 1 = Enable b (55h); | baud rate mea | surement on t | he next chara | acter – requires | reception of a | SYNCH field |
| | cleared in | n hardware up | on completion | omploted | | | |
| | Synchronous | e measuremen mode: | | ompieted | | | |
| | Unused in thi | s mode – value | e ignored | | | | |

REGISTER 33-3: BAUDxCON: BAUD RATE CONTROL REGISTER

36.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- Byte Oriented
- Bit Oriented
- Literal and Control

The literal and control category contains the most varied instruction word format.

Table 36-3 lists the instructions recognized by the MPASMTM assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine entry takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

36.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 36-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|-------|---|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| x | Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1. |
| n | FSR or INDF number. (0-1) |
| mm | Prepost increment-decrement mode selection |

TABLE 36-2: ABBREVIATION DESCRIPTIONS

| Field | Description |
|-------|-----------------|
| PC | Program Counter |
| TO | Time-Out bit |
| С | Carry bit |
| DC | Digit Carry bit |
| Z | Zero bit |
| PD | Power-Down bit |

36.3 Instruction Descriptions

| ADDFSR | Add Literal to FSRn |
|------------------|--|
| Syntax: | [label]ADDFSR FSRn, k |
| Operands: | $-32 \le k \le 31$ n \in [0, 1] |
| Operation: | $FSR(n) + k \rightarrow FSR(n)$ |
| Status Affected: | None |
| Description: | The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair. |
| | FSRn is limited to the range 0000h-FFFFh. Moving beyond these bounds will cause the FSR to |

| ANDLW | AND literal with W |
|------------------|---|
| Syntax: | [<i>label</i>] ANDLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W) .AND. (k) \rightarrow (W) |
| Status Affected: | Z |
| Description: | The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register. |

| ADDLW | Add literal and W |
|------------------|---|
| Syntax: | [<i>label</i>] ADDLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | $(W) + k \to (W)$ |
| Status Affected: | C, DC, Z |
| Description: | The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register. |

wrap-around.

| ANDWF | AND W with f |
|------------------|---|
| Syntax: | [<i>label</i>] ANDWF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (W) .AND. (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

| ADDWF | Add W and f |
|------------------|---|
| Syntax: | [<i>label</i>] ADDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (W) + (f) \rightarrow (destination) |
| Status Affected: | C, DC, Z |
| Description: | Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

| ASRF | Arithmetic Right Shift |
|------------------|---|
| Syntax: | [label]ASRF f{,d} |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | $(f<7>) \rightarrow dest<7>$ $(f<7:1>) \rightarrow dest<6:0>,$ $(f<0>) \rightarrow C,$ |
| Status Affected: | C, Z |
| Description: | The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'. |

| ADDWFC | ADD W and CARRY bit to f |
|--------|--------------------------|
|--------|--------------------------|

| Syntax: | [<i>label</i>] ADDWFC f {,d} |
|------------------|---|
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | $(W) + (f) + (C) \rightarrow dest$ |
| Status Affected: | C, DC, Z |
| Description: | Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. |

39.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

39.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradeable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

39.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

39.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

39.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.