# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	224 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf15345-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### FIGURE 1-2: PIC16(L)F15345 BLOCK DIAGRAM



### FIGURE 4-1: **PROGRAM MEMORY MAP** AND STACK FOR PIC16(L)F15325/45 Rev. 10-000040H PC<14:0> CALL, CALLW 15 RETURN, RETLW Interrupt, RETFIE Stack Level 0 Stack Level 1 Stack Level 15 0000h **Reset Vector** Interrupt Vector 0004h 0005h On-chip Program Memory 0FFFh 1000h 1FFFh 2000h 3FFFh 4000h Unimplemented 7FFFh

### 4.1.1 READING PROGRAM MEMORY AS DATA

There are three methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory. The third method is to use the NVMREG interface to access the program memory. For an example of NVMREG interface use, reference Section 13.3, NVMREG Access.

### 4.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 4-1.

EXAMPLE 4-1:	RETLW INSTRUCTION
constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CO	DE
MOVLW DA	TA_INDEX
call constant	S
; THE CONSTA	NT IS IN W
1	

The  ${\tt BRW}$  instruction makes this type of table very simple to implement.

### 4.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of an FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that read the program memory via the FSR require one extra instruction cycle to complete. Example 4-2 demonstrates reading the program memory via an FSR.

### 8.14 Power Control (PCONx) Registers

The Power Control (PCONx) registers contain flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Watchdog Timer Window Violation Reset
   (WDTWV)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)
- Memory Violation Reset (MEMV)

The PCON0 register bits are shown in Register 8-3. The PCON1 register bits are shown in Register 8-3.

Hardware will change the corresponding register bit during the Reset process; if the Reset was not caused by the condition, the bit remains unchanged (Table 8-4).

Software should reset the bit to the inactive state after the restart (hardware will not reset the bit).

Software may also set any PCON bit to the active state, so that user code may be tested, but no reset action will be generated.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
	—			_	<u> </u>	CCP2IE	CCP1IE
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is u	unchanged	x = Bit is unkr	nown	-n/n = Value	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is	set	'0' = Bit is cle	ared	HS = Hardwa	are set		
bit 7-2	Unimplemen	ted: Read as '	0'.				
bit 1	CCP2IE: CCF	P2 Interrupt En	able bit				
	1 = CCP2 in	terrupt is enab	led				
	0 = CCP2 In	iterrupt is disat	oled				
bit 0	CCP1IE: CCF	P1 Interrupt En	able bit				
	1 = CCP1 in	iterrupt is enab	led				
	0 = CCP1 in	terrupt is disab	led				
Note:	Bit PEIE of the IN	TCON register	must be				
	set to enable an	ny peripheral	interrupt				
	controlled by regis	ters PIE1-PIE7					

### REGISTER 10-8: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	R/W/HS-0/0			
CLC4IF	CLC3IF	CLC2IF	CLC1IF				TMR1GIF			
bit 7							bit 0			
Legend:	Legend:									
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	ire set					
bit 7	CLC4IF: CLC	4 Interrupt Flac	a bit							
	1 = A CLC4O 0 = No CLC4	UT interrupt co interrupt event	ndition has oc has occurred	curred (must b	be cleared in so	ftware)				
bit 6	CLC3IF: CLC	3 Interrupt Flag	g bit							
	1 = A CLC3O 0 = No CLC3	UT interrupt co interrupt event	ndition has oc has occurred	curred (must b	be cleared in so	ftware)				
bit 5	CLC2IF: CLC	2 Interrupt Flag	g bit							
	1 = A CLC2O 0 = No CLC2	UT interrupt co interrupt event	ndition has oc has occurred	curred (must b	be cleared in so	ftware)				
bit 4	CLC1IF: CLC	1 Interrupt Flag	g bit							
	1 = A CLC10 0 = No CLC1	UT interrupt co interrupt event	ndition has oc has occurred	curred (must b	be cleared in so	ftware)				
bit 3-1	Unimplement	ted: Read as '	D'							
bit 0	TMR1GIF: Tir	ner1 Gate Inte	rrupt Flag bit							
	1 = The Timer	1 Gate has go	ne inactive (th	e acquisition is	s complete)					
	0 = The Timer	ri Gate has no	t gone inactive	9						
Note: Inte	Note: Interrupt flag bits are set when an interrupt									

### REGISTER 10-15: PIR5: PERIPHERAL INTERRUPT REQUEST REGISTER 5

Note:	Interrupt flag bits are set when an interrupt							
	condition occurs, regardless of the state of							
	its corresponding enable bit or the Global							
	Enable bit, GIE, of the INTCON register.							
	User software should ensure the							
	appropriate interrupt flag bits are clear							
	prior to enabling an interrupt.							

### 12.7 Register Definitions: Windowed Watchdog Timer Control

### REGISTER 12-1: WDTCON0: WATCHDOG TIMER CONTROL REGISTER 0

U-0	U-0	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W <sup>(3)</sup> -q/q <sup>(2)</sup>	R/W-0/0
-	-			WDTPS<4:0>(1)			SWDTEN
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimplem	nented bit, read	as '0'	
u = Bit is unc	hanged	x = Bit is unkn	own	-n/n = Value at	t POR and BOF	R/Value at all ot	her Resets
'1' = Bit is set	t	ʻ0' = Bit is clea	ared	q = Value depe	ends on conditi	on	
bit 7-6	Unimplemer	nted: Read as '0	)'				
bit 5-1	WDTPS<4:0	: Watchdog Tir	mer Prescale S	elect bits <sup>(1)</sup>			
	Bit Value = F	Prescale Rate					
	11111 <b>= R</b> e	eserved. Results	s in minimum in	terval (1:32)			
	•						
	•						
	10011 = Re	eserved. Results	s in minimum in	terval (1:32)			
	10010 = <b>1</b> :8	3388608 (2 <sup>23</sup> ) (I	nterval 256s no	ominal)			
	10001 = 1:4	194304 (2 <sup>22</sup> ) (I	nterval 128s no	ominal)			
	10000 = 1:2	2097152 (2 <sup>21</sup> ) (I	nterval 64s noi	minal)			
	01111 = 1:1	1048576 (2 <sup>20</sup> ) (1	nterval 32s noi	minal)			
	01110 = 1:5	524288 (2 <sup>19</sup> ) (In	terval 16s nom	inal)			
	01101 = 12	262144 (2 <sup>10</sup> ) (IN 131072 (2 <sup>17</sup> ) (In	terval as nomir	nal)			
	01100 = 1	5536 (Interval 2	2s nominal) (Re	eset value)			
	01010 = 1:3	32768 (Interval 2	1s nominal)				
	01001 = 1:1	16384 (Interval §	512 ms nomina	l)			
	01000 = 1:8	3192 (Interval 28	56 ms nominal)	)			
	00111 = 1:4	1096 (Interval 12	28 ms nominal)				
	00110 = 1:2	2048 (Interval 64	4 ms nominal)				
	00101 = 1.	512 (Interval 16	ms nominal)				
	00010 = 1:2	256 (Interval 8 m	ns nominal)				
	00010 = 1:1	128 (Interval 4 m	ns nominal)				
	00001 = 1:6	64 (Interval 2 ms	s nominal)				
	00000 = 1:3	32 (Interval 1 ms	s nominal)				
bit 0	SWDTEN: S	oftware Enable/	Disable for Wa	tchdog Timer bi	it		
	If WDTE<1:0	> = 1x:					
	This bit is ign	ored.					
	$\frac{\text{If WDTE}<1:0}{1 - \text{WDT is f}}$	$\geq = 01$ :					
	$\perp = VUIISI0 = WDTief$	urried off					
	If WDTE<1:0	> = 00:					
	This bit is ign	ored.					
	Ũ						

- **Note 1:** Times are approximate. WDT time is based on 31 kHz LFINTOSC.
  - 2: When WDTCPS <4:0> in CONFIG3 = 11111, the Reset value of WDTPS<4:0> is 01011. Otherwise, the Reset value of WDTPS<4:0> is equal to WDTCPS<4:0> in CONFIG3.
  - **3:** When WDTCPS <4:0> in CONFIG3  $\neq$  11111, these bits are read-only.

### 13.0 NONVOLATILE MEMORY (NVM) CONTROL

NVM consists of the Program Flash Memory (PFM).

NVM is accessible by using both the FSR and INDF registers, or through the NVMREG register interface.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

NVM can be protected in two ways; by either code protection or write protection.

Code protection (CP bit in Configuration Word 5) disables access, reading and writing, to the PFM via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be Reset by a device programmer performing a Bulk Erase to the device, clearing all nonvolatile memory, Configuration bits, and User IDs.

Write protection prohibits self-write and erase to a portion or all of the PFM, as defined by the WRT<1:0> bits of Configuration Word 4. Write protection does not affect a device programmer's ability to read, write, or erase the device.

### 13.1 Program Flash Memory (PFM)

PFM consists of an array of 14-bit words as user memory, with additional words for User ID information, Configuration words, and interrupt vectors. PFM provides storage locations for:

- User program instructions
- User defined data

PFM data can be read and/or written to through:

- CPU instruction fetch (read-only)
- FSR/INDF indirect access (read-only) (Section 13.2 "FSR and INDF Access")
- NVMREG access (Section 13.3 "NVMREG Access"
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)

Read operations return a single word of memory. When write and erase operations are done on a row basis, the row size is defined in Table 13-1. PFM will erase to a logic '1' and program to a logic '0'.

### TABLE 13-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)	Total Program Flash (words)	
PIC16(L)F15325	22	22	8192	
PIC16(L)F15345	52	52	8192	

It is important to understand the PFM memory structure for erase and programming operations. PFM is arranged in rows. A row consists of 32 14-bit program memory words. A row is the minimum size that can be erased by user software.

All or a portion of this row can be programmed. Data to be written into the program memory row is written to 14-bit wide data write latches. These latches are not directly accessible, but may be loaded via sequential writes to the NVMDATH:NVMDATL register pair.

Note:	To modify only a portion of a previously programmed row, the contents of the entire row must be read. Then, the new data and retained data can be written into the write latches to reprogram the row of PFM. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other
	previously programmed locations

### 13.1.1 PROGRAM MEMORY VOLTAGES

The PFM is readable and writable during normal operation over the full VDD range.

### 13.1.1.1 Programming Externally

The program memory cell and control logic support write and Bulk Erase operations down to the minimum device operating voltage. Special BOR operation is enabled during Bulk Erase (Section 8.2.4 "BOR is always OFF").

### 13.1.1.2 Self-programming

The program memory cell and control logic will support write and row erase operations across the entire VDD range. Bulk Erase is not available when selfprogramming.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTA	—	_	RA5	RA4	RA3	RA2	RA1	RA0	178
TRISA	_	_	TRISA5	TRISA4	—	TRISA2	TRISA1	TRISA0	178
LATA	_	_	LATA5	LATA4	—	LATA2	LATA1	LATA0	179
ANSELA	_	_	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	179
WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	180
ODCONA	_	_	ODCA5	ODCA4	—	ODCA2	ODCA1	ODCA0	180
SLRCONA	_	_	SLRA5	SLRA4	—	SLRA2	SLRA1	SLRA0	181
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	181

### TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	U-0		
IOCBF7	IOCBF6	IOCBF5	IOCBF4	_	—	—	_		
bit 7 bit 0									
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is cleared HS - Bit is set in hardware							
· · · _ ·									

### REGISTER 17-6: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER

bit 7-4	<ul> <li>IOCBF&lt;7:4&gt;: Interrupt-on-Change PORTB Flag bits</li> <li>1 = An enabled change was detected on the associated pin. Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.</li> <li>A = No shared was detected on RBx.</li> </ul>
	0 = No change was detected, or the user cleared the detected change.
bit 3-0	Unimplemented: read as '0'

### 19.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The main purpose of the temperature indicator module is to provide a temperature-dependent voltage that can be measured by the Analog-to-Digital Converter.

The circuit's range of operating temperature falls between -40°C and +125°C. The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately.

### **19.1 Module Operation**

The temperature indicator module consists of a temperature-sensing circuit that provides a voltage to the device ADC. The analog voltage output, VTSENSE, varies inversely to the device temperature. The output of the temperature indicator is referred to as VOUT.

Figure 19-1 shows a simplified block diagram of the temperature indicator module.

### FIGURE 19-1: TEMPERATURE INDICATOR BLOCK DIAGRAM



The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 20.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

The ON/OFF bit for the module is located in the FVRCON register. See **Section 18.0** "**Fixed Voltage Reference (FVR)**" for more information. The circuit is enabled by setting the TSEN bit of the FVRCON register. When the module is disabled, the circuit draws no current.

The circuit operates in either High or Low range. Refer to **Section 19.5** "**Temperature Indicator Range**" for more details on the range settings.

### **19.2** Estimation of Temperature

This section describes how the sensor voltage can be used to estimate the temperature of the module. To use the sensor, the output voltage, VTSENSE, is measured and the corresponding temperature is determined. Equation 19-1 provides an estimate for the die temperature based on the VTSENSE value.

### EQUATION 19-1: SENSOR TEMPERATURE

$$T_{SENSE} = V_{TSENSE} \times (-Mt) + T_{OFFSET}$$

Where:

Mt = 1/Mv, where Mv = sensor voltage sensitivity (V/°C). TOFFSET is the temperature difference between the theoretical temperature and the actual temperature.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	_	—	—	—	_	INTEDG	124
PIE1	OSFIE	CSWIE	_	—	—	—	_	ADIE	126
PIR1	OSFIF	CSWIF	_	_	_	_	_	ADIF	134
TRISA	_	_	TRISA5	TRISA4	—	TRISA2	TRISA1	TRISA0	178
TRISB <sup>(1)</sup>	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	184
TRISC	TRISC7 <sup>(1)</sup>	TRISC6 <sup>(1)</sup>	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	189
ANSELA	_	_	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	179
ANSELB <sup>(1)</sup>	_	_		ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	185
ANSELC	ANSC7 <sup>(1)</sup>	ANSC6 <sup>(1)</sup>	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	190
ADCON0			CHS<	5:0>			GO/DONE	ADON	233
ADCON1	ADFM		ADCS<2:0>		—	—	ADPREF	<1:0>	234
ADACT	—	—		—		ADA	ACT<3:0>		235
ADRESH				ADRE	SH<7:0>				236
ADRESL				ADRE	ESL<7:0>				236
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVR<	<1:0>	220
DAC1CON1	—	_	-			DAC1R<4	:0>		242
OSCSTAT1	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	—	PLLR	115

**Legend:** – = unimplemented read as '0'. Shaded cells are not used for the ADC module.

**Note 1:** Present on PIC16(L)F15345 only.

### 21.4 Operation During Sleep

The DAC continues to function during Sleep. When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DAC1CON0 register are not affected.

### 21.5 Effects of a Reset

A device Reset affects the following:

- DAC is disabled.
- DAC output voltage is removed from the DAC10UT1/2 pins.
- The DAC1R<4:0> range select bits are cleared.



## PIC16(L)F15325/45

FIGURE 26-4:	TIMER1 GATE TOGGLE MODE
TMRxGE	
TxGPOL	
TxGTM	
Selected gate input	
ТхСКІ	
TxGVA <u>L</u>	
TMRxH:TMRxL Count	$\underbrace{N \qquad \qquad } \underbrace{N + 1 \\ N + 2 \\ N + 3 \\ N + 4 \qquad \qquad } \underbrace{N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \qquad \qquad } N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 5 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + 7 \\ N + 8 \\ N + 6 \\ N + $

### FIGURE 26-5: TIMER1 GATE SINGLE-PULSE MODE

TMRxGE	
TxGPOL	
TxGSPM	
TxGGO/ Set by software DONE Counting enabled on	Cleared by hardware on falling edge of TxGVAL
Selected gate source	
TxGVAL	
TMRxH:TMRxL N N+	1 N + 2
TMRxGIF Cleared by software	← Set by hardware on falling edge of TxGVAL

## PIC16(L)F15325/45

### REGISTER 28-2: CCPxCAP: CAPTURE INPUT SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/x	R/W-0/x	R/W-0/x
—	—	—	—	—		CTS<2:0>	
bit 7							bit 0

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

### bit 7-3 Unimplemented: Read as '0'

bit 2-0 CTS<2:0>: Capture Trigger Input Selection bits

CTS	CCP1.capture	CCP2.capture					
111	LC4_	LC4_out					
110	LC3_	LC3_out					
101	LC2_	LC2_out					
100	LC1_	LC1_out					
011	IOC_interrupt						
010	C2OUT						
001	C1OUT						
000	CCP1PPS CCP2PPS						

### REGISTER 28-3: CCPRxL REGISTER: CCPx REGISTER LOW BYTE

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | CCPR    | <7:0>   |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0
CCPxMODE = Capture mode
CCPRxL<7:0>: Capture value of TMR1L
CCPxMODE = Compare mode
CCPRxL<7:0>: LS Byte compared to TMR1L
CCPxMODE = PWM modes when CCPxFMT = 0:
CCPRxL<7:0>: Pulse-width Least Significant eight bits
CCPxMODE = PWM modes when CCPxFMT = 1:
CCPRxL<7:6>: Pulse-width Least Significant two bits
CCPRxL<5:0>: Not used.

© 2016 Microchip Technology Inc.

### **30.0 COMPLEMENTARY WAVEFORM** GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces half-bridge, full-bridge, and steering of PWM waveforms. It is backwards compatible with previous ECCP functions.

The CWG has the following features:

- · Six operating modes:
  - Synchronous Steering mode
  - Asynchronous Steering mode
  - Full-Bridge mode, Forward
  - Full-Bridge mode, Reverse
  - Half-Bridge mode
  - Push-Pull mode
- Output polarity control
- Output steering
  - Synchronized to rising event
  - Immediate effect
- Independent 6-bit rising and falling event deadband timers
  - Clocked dead band
  - Independent rising and falling dead-band enables
- Auto-shutdown control with:
  - Selectable shutdown sources
  - Auto-restart enable
  - Auto-shutdown pin override control

The CWG modules available are shown in Table 30-1.

### TABLE 30-1: AVAILABLE CWG MODULES

Device	CWG1	
PIC16(L)F15325/45	•	

### 30.1 Fundamental Operation

The CWG module can operate in six different modes, as specified by MODE of the CWG1CON0 register:

- Half-Bridge mode (Figure 30-9)
- Push-Pull mode (Figure 30-2)
  - Full-Bridge mode, Forward (Figure 30-3)
  - Full-Bridge mode, Reverse (Figure 30-3)
- Steering mode (Figure 30-10)
- Synchronous Steering mode (Figure 30-11)

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. Thus, all output modes support auto-shutdown, which is covered in **30.10** "Auto-Shutdown".

### 30.1.1 HALF-BRIDGE MODE

In Half-Bridge mode, two output signals are generated as true and inverted versions of the input as illustrated in Figure 30-9. A non-overlap (dead-band) time is inserted between the two outputs as described in **Section 30.5 "Dead-Band Control"**.

The unused outputs CWG1C and CWG1D drive similar signals, with polarity independently controlled by the POLC and POLD bits of the CWG1CON1 register, respectively.

### 30.5 Dead-Band Control

The dead-band control provides non-overlapping PWM signals to prevent shoot-through current in PWM switches. Dead-band operation is employed for Half-Bridge and Full-Bridge modes. The CWG contains two 6-bit dead-band counters. One is used for the rising edge of the input source control in Half-Bridge mode or for reverse dead-band Full-Bridge mode. The other is used for the falling edge of the input source control in Half-Bridge mode or for forward dead band in Full-Bridge mode.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling deadband counter registers. See CWG1DBR and CWG1DBF registers, respectively.

### 30.5.1 DEAD-BAND FUNCTIONALITY IN HALF-BRIDGE MODE

In Half-Bridge mode, the dead-band counters dictate the delay between the falling edge of the normal output and the rising edge of the inverted output. This can be seen in Figure 30-9.

### 30.5.2 DEAD-BAND FUNCTIONALITY IN FULL-BRIDGE MODE

In Full-Bridge mode, the dead-band counters are used when undergoing a direction change. The MODE<0> bit of the CWG1CON0 register can be set or cleared while the CWG is running, allowing for changes from Forward to Reverse mode. The CWG1A and CWG1C signals will change upon the first rising input edge following a direction change, but the modulated signals (CWG1B or CWG1D, depending on the direction of the change) will experience a delay dictated by the deadband counters. This is demonstrated in Figure 30-3.

## 30.6 Rising Edge and Reverse Dead Band

CWG1DBR controls the rising edge dead-band time at the leading edge of CWG1A (Half-Bridge mode) or the leading edge of CWG1B (Full-Bridge mode). The CWG1DBR value is double-buffered. When EN = 0, the CWG1DBR register is loaded immediately when CWG1DBR is written. When EN = 1, then software must set the LD bit of the CWG1CON0 register, and the buffer will be loaded at the next falling edge of the CWG input signal. If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

## 30.7 Falling Edge and Forward Dead Band

CWG1DBF controls the dead-band time at the leading edge of CWG1B (Half-Bridge mode) or the leading edge of CWG1D (Full-Bridge mode). The CWG1DBF value is double-buffered. When EN = 0, the CWG1DBF register is loaded immediately when CWG1DBF is written. When EN = 1 then software must set the LD bit of the CWG1CON0 register, and the buffer will be loaded at the next falling edge of the CWG input signal. If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

Refer to Figure 30-6 and Figure 30-7 for examples.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG4D4T	LCxG4D4N	LCxG4D3T	LCxG4D3N	LCxG4D2T	LCxG4D2N	LCxG4D1T	LCxG4D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG4D4T: 0	Gate 3 Data 4 1	rue (non-inve	rted) bit			
	1 = CLCIN3 (	(true) is gated i	nto CLCx Gat	e 3			
	0 = CLCIN3	(true) is not gat	ted into CLCX	Gate 3			
DIT 6		Gate 3 Data 4	Negated (Invel	rted) bit			
	1 = CLCIN3 ( 0 = CLCIN3 (	(inverted) is ga	t dated into CLCX	Cx Gate 3			
bit 5	LCxG4D3T:	Sate 3 Data 3 1	rue (non-inve	rted) bit			
	1 = CLCIN2 (	(true) is gated i	nto CLCx Gat	e 3 ´			
	0 = CLCIN2 (	(true) is not gat	ted into CLCx	Gate 3			
bit 4	LCxG4D3N:	Gate 3 Data 3 I	Negated (inver	rted) bit			
	1 = CLCIN2 (	LCIN2 (inverted) is gated into CLCx Gate 3					
1.11.0	0 = CLCIN2(	(inverted) is no		Cx Gate 3			
bit 3	LCxG4D2T: (	Sate 3 Data 2 I	rue (non-inve	rted) bit			
	1 = CLCIN1 ( 0 = CLCIN1 (	(true) is gated i (true) is not gat	nto CLCX Gate	e 3 Gate 3			
bit 2	I CxG4D2N:	Gate 3 Data 2 I	Negated (inve	rted) bit			
2	1 = CLCIN1 (	(inverted) is ga	ted into CLCx	Gate 3			
	0 = CLCIN1 (	(inverted) is no	t gated into Cl	_Cx Gate 3			
bit 1	LCxG4D1T: G	Gate 4 Data 1 7	rue (non-inve	rted) bit			
	1 = CLCIN0 (	(true) is gated i	nto CLCx Gat	e 3			
	0 = CLCINO (	(true) is not gat	ted into CLCx	Gate 3			
bit 0	LCxG4D1N: (	Gate 3 Data 1	Negated (inver	rted) bit			
	1 = CLCINO(	(inverted) is ga	ted into CLCx	Gate 3			
	U - CLUINU (						

### REGISTER 31-10: CLCxGLS3: GATE 3 LOGIC SELECT REGISTER

## 32.6.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 32-27) occurs when the RSEN bit of the SSP1CON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSP1CON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSP1STAT register will be set. The SSP1IF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

### FIGURE 32-27: REPEATED START CONDITION WAVEFORM



### 32.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

### 32.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

### 32.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSP1STAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCL1IF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

### 32.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCL1IF and reset the I<sup>2</sup>C port to its Idle state (Figure 32-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSP1BUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSP1CON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSP1IF bit will be set.

A write to the SSP1BUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSP1STAT register, or the bus is Idle and the S and P bits are cleared.

### FIGURE 32-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE

