



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, I²C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	82
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f722vct6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f722vct6</a>

## List of tables

Table 1.	Device summary . . . . .	2
Table 2.	STM32F722xx and STM32F723xx features and peripheral counts . . . . .	14
Table 3.	Voltage regulator configuration mode versus device operating mode . . . . .	31
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability . . . . .	34
Table 5.	Voltage regulator modes in stop mode . . . . .	35
Table 6.	Timer feature comparison . . . . .	37
Table 7.	I2C implementation . . . . .	40
Table 8.	USART implementation . . . . .	41
Table 9.	Legend/abbreviations used in the pinout table . . . . .	58
Table 10.	STM32F722xx and STM32F723xx pin and ball definition . . . . .	59
Table 11.	FMC pin definition . . . . .	83
Table 12.	STM32F722xx and STM32F723xx alternate function mapping . . . . .	86
Table 13.	STM32F722xx and STM32F723xx register boundary addresses . . . . .	98
Table 14.	Voltage characteristics . . . . .	105
Table 15.	Current characteristics . . . . .	106
Table 16.	Thermal characteristics . . . . .	107
Table 17.	General operating conditions . . . . .	107
Table 18.	Limitations depending on the operating power supply range . . . . .	109
Table 19.	VCAP1/VCAP2 operating conditions . . . . .	110
Table 20.	VCAP1 operating conditions in the LQFP64 package . . . . .	110
Table 21.	Operating conditions at power-up / power-down (regulator ON) . . . . .	110
Table 22.	Operating conditions at power-up / power-down (regulator OFF) . . . . .	110
Table 23.	reset and power control block characteristics . . . . .	111
Table 24.	Over-drive switching characteristics . . . . .	112
Table 25.	Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON . . . . .	113
Table 26.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON . . . . .	114
Table 27.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory or SRAM on AXI (L1-cache disabled), regulator ON . . . . .	115
Table 28.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory on ITCM interface (ART disabled), regulator ON . . . . .	116
Table 29.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF . . . . .	117
Table 30.	Typical and maximum current consumption in Sleep mode, regulator ON . . . . .	118
Table 31.	Typical and maximum current consumption in Sleep mode, regulator OFF . . . . .	118
Table 32.	Typical and maximum current consumptions in Stop mode . . . . .	119
Table 33.	Typical and maximum current consumptions in Standby mode . . . . .	120
Table 34.	Typical and maximum current consumptions in V <sub>BAT</sub> mode . . . . .	121
Table 35.	Switching output I/O current consumption . . . . .	125
Table 36.	Peripheral current consumption . . . . .	127
Table 37.	USB OTG HS and USB OTG PHY HS current consumption . . . . .	130
Table 38.	Low-power mode wakeup timings . . . . .	130
Table 39.	High-speed external user clock characteristics . . . . .	131
Table 40.	Low-speed external user clock characteristics . . . . .	132

## List of figures

Figure 1.	Compatible board design for LQFP100 package .....	16
Figure 2.	Compatible board design for LQFP64 package .....	17
Figure 3.	Compatible board design for LQFP144 package .....	18
Figure 4.	Compatible board design for LQFP176 package .....	18
Figure 5.	STM32F722xx and STM32F723xx block diagram .....	19
Figure 6.	STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture <sup>(1)</sup> .....	22
Figure 7.	VDDUSB connected to VDD power supply .....	27
Figure 8.	VDDUSB connected to external power supply .....	27
Figure 9.	Power supply supervisor interconnection with internal reset OFF .....	29
Figure 10.	PDR_ON control with internal reset OFF .....	29
Figure 11.	Regulator OFF .....	32
Figure 12.	Startup in regulator OFF: slow V <sub>DD</sub> slope - power-down reset risen after V <sub>CAP_1</sub> /V <sub>CAP_2</sub> stabilization .....	33
Figure 13.	Startup in regulator OFF mode: fast V <sub>DD</sub> slope - power-down reset risen before V <sub>CAP_1</sub> /V <sub>CAP_2</sub> stabilization .....	33
Figure 14.	STM32F722xx LQFP64 pinout .....	48
Figure 15.	STM32F722xx LQFP100 pinout .....	49
Figure 16.	STM32F723xx WLCSP100 ballout (with OTG PHY HS) .....	50
Figure 17.	STM32F722xx LQFP144 pinout .....	51
Figure 18.	STM32F723xx LQFP144 pinout .....	52
Figure 19.	STM32F723xx UFBGA144 ballout (with OTG PHY HS) .....	53
Figure 20.	STM32F722xx LQFP176 pinout .....	54
Figure 21.	STM32F723xx LQFP176 pinout .....	55
Figure 22.	STM32F723xx UFBGA176 ballout .....	56
Figure 23.	STM32F723xx UFBGA176 ballout (with OTG PHY HS) .....	57
Figure 24.	Memory map .....	97
Figure 25.	Pin loading conditions .....	102
Figure 26.	Pin input voltage .....	102
Figure 27.	STM32F722xx power supply scheme .....	103
Figure 28.	STM32F723xx power supply scheme .....	104
Figure 29.	Current consumption measurement scheme .....	105
Figure 30.	External capacitor C <sub>EXT</sub> .....	109
Figure 31.	Typical V <sub>BAT</sub> current consumption (RTC ON/BKP SRAM OFF and LSE in low drive mode) .....	122
Figure 32.	Typical V <sub>BAT</sub> current consumption (RTC ON/BKP SRAM OFF and LSE in medium low drive mode) .....	122
Figure 33.	Typical V <sub>BAT</sub> current consumption (RTC ON/BKP SRAM OFF and LSE in medium high drive mode) .....	123
Figure 34.	Typical V <sub>BAT</sub> current consumption (RTC ON/BKP SRAM OFF and LSE in high drive mode) .....	123
Figure 35.	Typical V <sub>BAT</sub> current consumption (RTC ON/BKP SRAM OFF and LSE in high medium drive mode) .....	124
Figure 36.	High-speed external clock source AC timing diagram .....	132
Figure 37.	Low-speed external clock source AC timing diagram .....	133
Figure 38.	Typical application with an 8 MHz crystal .....	134
Figure 39.	Typical application with a 32.768 kHz crystal .....	135
Figure 40.	HSI deviation versus temperature .....	136
Figure 41.	LSI deviation versus temperature .....	137

- 
2. Available only on the STM32F723xx devices.

## 2 Functional overview

### 2.1 ARM® Cortex®-M7 with FPU

The ARM® Cortex®-M7 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard caches (8 Kbytes of I-cache and 8 Kbytes of D-cache)
- 64-bit AXI4 interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The processor supports the following memory interfaces:

- Tightly Coupled Memory (TCM) interface.
- Harvard instruction and data caches and AXI master (AXIM) interface.
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It supports single precision FPU (floating point unit), speeds up software development by using metalanguage development tools, while avoiding saturation.

*Figure 5* shows the general block diagram of the STM32F722xx and STM32F723xx family.

*Note:* Cortex®-M7 with FPU core is binary compatible with the Cortex®-M4 core.

### 2.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

**Table 3. Voltage regulator configuration mode versus device operating mode<sup>(1)</sup>**

<b>Voltage regulator configuration</b>	<b>Run mode</b>	<b>Sleep mode</b>	<b>Stop mode</b>	<b>Standby mode</b>
Normal mode	MR	MR	MR or LPR	-
Over-drive mode <sup>(2)</sup>	MR	MR	-	-
Under-drive mode	-	-	MR or LPR	-
Power-down mode	-	-	-	Yes

1. '-' means that the corresponding configuration is not available.

2. The over-drive mode is not available when  $V_{DD} = 1.7$  to  $2.1$  V.

## 2.16.2 Regulator OFF

This feature is available only on packages featuring the BYPASS\_REG pin. The regulator is disabled by holding BYPASS\_REG high. The regulator OFF mode allows to supply externally a  $V_{12}$  voltage source through  $V_{CAP\_1}$  and  $V_{CAP\_2}$  pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. The two  $2.2\ \mu F$  ceramic capacitors should be replaced by two  $100\ nF$  decoupling capacitors.

When the regulator is OFF, there is no more internal monitoring on  $V_{12}$ . An external power supply supervisor should be used to monitor the  $V_{12}$  of the logic power domain. The PA0 pin should be used for this purpose, and act as power-on reset on  $V_{12}$  power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the  $V_{12}$  logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The over-drive and under-drive modes are not available.
- The Standby mode is not available.

## 2.20.4 Low-power timer (LPTIM1)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one-shot mode
- Selectable software / hardware input trigger
- Selectable clock source:
- Internal clock source: LSE, LSI, HSI or APB clock
- External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

## 2.20.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

## 2.20.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

## 2.20.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

**Universal Serial Bus controller on-the-go High-Speed PHY controller  
(USBPHYC) only on STM32F723xx devices.**

The USB HS PHY controller:

- Sets the PHYPLL1/2 values for the PHY HS
- Sets the other controls on the PHY HS
- Controls and monitors the USB PHY's LDO

## 2.31 Random number generator (RNG)

All the devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

## 2.32 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

A Fast I/O handling allows a maximum I/O toggling up to 108 MHz.

## 2.33 Analog-to-digital converters (ADCs)


Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In the scan mode, an automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

**Figure 16. STM32F723xx WLCSP100 ballout (with OTG PHY HS)**

MSv42002V1

1. The above figure shows the package top view.

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number										Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F722xx					STM32F723xx																
LQFP64	LQFP100	LQFP144	LQFP176	UFBGA176	LQFP176	UFBGA176	LQFP144	UFBGA144	MLCSP100												
10	17	28	M4	34	J10	M4	H3	28	34	PC2	I/O	FT	(4) (5)	SPI2_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT	ADC1_IN12, ADC2_IN12, ADC3_IN12						
11	18	29	M5	35	F7	M5	H4	29	35	PC3	I/O	FT	(4) (5)	SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT	ADC1_IN13, ADC2_IN13, ADC3_IN13						
-	-	30	-	36	J7	-	F10	30	36	VDD	S	-	-	-	-						
12	19	31	M1	37	K10	M1	J1	31	37	VSSA	S	-	-	-	-						
-	-	-	N1	-	-	N1	K1	-	-	VREF-	S	-	-	-	-						
13	20	32	P1	38	J9	P1	L1	32	38	VREF+	S	-	-	-	-						
-	21	33	R1	39	K9	R1	M1	33	39	VDDA	S	-	-	-	-						
14	22	34	N3	40	G8	N3	J2	34	40	PA0-WKUP	I/O	FT	(5) (6)	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI2_SD_B, EVENTOUT	ADC1_IN0, ADC2_IN0, ADC3_IN0, WKUP1						

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number										Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F722xx					STM32F723xx																
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	MLCSPI100	UFBGA176	UFBGA144	LQFP144	LQFP176												
-	-	-	F13	125	B3	F13	G9	106	93	VCAP_2	S	-	-	-	-						
47	74	107	F12	126	A2	F12	G10	107	126	VSS	S	-	-	-	-						
48	75	108	G13	127	A1	G13	F9	108	127	VDD	S	-	-	-	-						
-	-	-	E12	128	-	E12	-	-	128	PH13	I/O	FT	-	TIM8_CH1N, UART4_TX, CAN1_TX, FMC_D21, EVENTOUT	-						
-	-	-	E13	129	-	E13	-	-	129	PH14	I/O	FT	-	TIM8_CH2N, UART4_RX, CAN1_RX, FMC_D22, EVENTOUT	-						
-	-	-	D13	130	-	D13	-	-	130	PH15	I/O	FT	-	TIM8_CH3N, FMC_D23, EVENTOUT	-						
-	-	-	E14	131	-	E14	-	-	131	PI0	I/O	FT	-	TIM5_CH4, SPI2_NSS/I2S2_WS, FMC_D24, EVENTOUT	-						
-	-	-	D14	132	-	D14	-	-	132	PI1	I/O	FT	-	TIM8_BKIN2, SPI2_SCK/I2S2_CK, FMC_D25, EVENTOUT	-						
-	-	-	C14	133	-	C14	-	-	133	PI2	I/O	FT	-	TIM8_CH4, SPI2_MISO, FMC_D26, EVENTOUT	-						
-	-	-	C13	134	-	C13	-	-	134	PI3	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, EVENTOUT	-						
-	-	-	D9	135	-	D9	-	-	135	VSS	S	-	-	-	-						

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number								Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
STM32F722xx				STM32F723xx									
LQFP64	-	-	-	LQFP100	-	-	-	K9	S	-	-	-	-
UFBGA176	-	-	-	UFBGA176	-	-	-	-	VSS	-	-	-	-
LQFP176	-	-	-	MLCSPI100	-	-	-	-	S	-	-	-	-
-	-	-	K10	-	-	K10	-	-	VSS	-	-	-	-

1. Function availability depends on the chosen device.
2. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:
  - The speed should not exceed 2 MHz with a maximum load of 30 pF.
  - These I/Os must not be used as a current source (e.g. to drive an LED).
3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset).
4. ULPI signals not available on the STM32F723xx devices.
5. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
6. If the device is in regulator OFF/internal reset ON mode (BYPASS\_REG pin is set to VDD), then PA0 is used as an internal reset (active low).

Table 11. FMC pin definition (continued)

Pin name	NOR/PSRAM/SR AM	NOR/PSRAM Mux	NAND16	SDRAM
PB7	NADV	NADV	-	-
PF6	-	-	-	-
PF7	-	-	-	-
PF8	-	-	-	-
PF9	-	-	-	-
PF10	-	-	-	-
PG6	-	-	-	-
PG7	-	-	INT	-
PE0	NBL0	NBL0	-	NBL0
PE1	NBL1	NBL1	-	NBL1
PI4	NBL2	-	-	NBL2
PI5	NBL3	-	-	NBL3
PG8	-	-	-	SDCLK
PC0	-	-	-	SDNWE
PF11	-	-	-	SDNRAS
PG15	-	-	-	SDNCAS
PH2	-	-	-	SDCKE0
PH3	-	-	-	SDNE0
PH6	-	-	-	SDNE1
PH7	-	-	-	SDCKE1
PH5	-	-	-	SDNWE
PC2	-	-	-	SDNE0
PC3	-	-	-	SDCKE0
PB5	-	-	-	SDCKE1
PB6	-	-	-	SDNE1

**Pinouts and pin description**

**STM32F722xx STM32F723xx**

**Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)**

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15	
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/UART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/USART1/2/3/UART5	SPI2/USART6/UART4/5/7/OTG1_FS	CAN1/TIM12/13/14/QUART1/2/3/UART5	SAI2/QUADSPI/SDMMC2/OTG2_HS/OTG1_FS	SDMMC2	UART7/FMC/SDMMC2/OTG2_FS	SYS	
Port G	PG11	-	-	-	-	-	-	-	-	-	-	-	SDMMC2_D2	-	-	EVEN TOUT
	PG12	-	-	-	LPTIM1_IN1	-	-	-	-	USART6 RTS	-	-	SDMMC2_D3	FMC_NE4	-	EVEN TOUT
	PG13	TRACED0	-	-	LPTIM1_OUT	-	-	-	-	USART6_CTS	-	-	-	FMC_A24	-	EVEN TOUT
	PG14	TRACED1	-	-	LPTIM1_ETR	-	-	-	-	USART6_TX	QUADSPI_BK2_IO3	-	-	FMC_A25	-	EVEN TOUT
	PG15	-	-	-	-	-	-	-	-	USART6_CTS	-	-	-	FMC_SDN_CAS	-	EVEN TOUT
Port H	PH0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PH1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PH2	-	-	-	LPTIM1_IN2	-	-	-	-	-	QUADSPI_BK2_IO0	SAI2_SCK_B	-	FMC_SDC_KE0	-	EVEN TOUT
	PH3	-	-	-	-	-	-	-	-	-	QUADSPI_BK2_IO1	SAI2_MCK_B	-	FMC_SDN_E0	-	EVEN TOUT
	PH4	-	-	-	-	I2C2_SCL	-	-	-	-	-	OTG_HS_ULPI_NXT	-	-	-	EVEN TOUT
	PH5	-	-	-	-	I2C2_SDA	SPI5_NSS	-	-	-	-	-	-	FMC_SDN_WE	-	EVEN TOUT
	PH6	-	-	-	-	I2C2_SMB_A	SPI5_SCK	-	-	-	TIM12_CH1	-	-	FMC_SDN_E1	-	EVEN TOUT
	PH7	-	-	-	-	I2C3_SCL	SPI5_MISO	-	-	-	-	-	-	FMC_SDC_KE1	-	EVEN TOUT




**Figure 57. SAI master timing waveforms****Figure 58. SAI slave timing waveforms**

Figure 74. SDRAM write access waveforms

Table 110. SDRAM write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_w(SDCLK)$	FMC_SDCLK period	2Thclk -0.5	2Thclk +0.5	ns
$t_d(SDCLKL\_Data)$	Data output valid time	-	1.5	
$t_h(SDCLKL\_Data)$	Data output hold time	0	-	
$t_d(SDCLKL\_Add)$	Address valid time	-	1.5	
$t_d(SDCLKL\_SDNWE)$	SDNWE valid time	-	1.5	
$t_h(SDCLKL\_SDNWE)$	SDNWE hold time	0.5	-	
$t_d(SDCLKL\_SDNE)$	Chip select valid time	-	1.5	
$t_h(SDCLKL\_SDNE)$	Chip select hold time	0.5	-	
$t_d(SDCLKL\_SDNRAS)$	SDNRAS valid time	-	1	
$t_h(SDCLKL\_SDNRAS)$	SDNRAS hold time	0.5	-	
$t_d(SDCLKL\_SDNCAS)$	SDNCAS valid time	-	1.5	
$t_d(SDCLKL\_SDNCAS)$	SDNCAS hold time	0.5	-	

1. Guaranteed by characterization results.

**Table 112. Quad-SPI characteristics (continued) in SDR mode<sup>(1)</sup> (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
tw(CKH)	Quad-SPI clock high and low time	-	t(CK)/2 - 0.5	-	t(CK)/2 + 0.5	ns	
tw(CKL)			t(CK)/2 - 0.5	-	t(CK)/2 + 0.5		
ts(IN)		-	3	-	-		
th(IN)			1	-	-		
tv(OUT)		2.7 V<V <sub>DD</sub> <3.6 V	-	1.5	3		
		1.71 V<V <sub>DD</sub> <3.6 V	-	1.5	2.5		
th(OUT)	Data output hold time	-	0.5	-	-		

1. Guaranteed by characterization results.

**Table 113. Quad-SPI characteristics in DDR mode<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Fck1/t(CK)	Quad-SPI clock frequency	2.7 V<V <sub>DD</sub> <3.6 V CL=20 pF	-	-	80	MHz
		1.8 V<V <sub>DD</sub> <3.6 V CL=15 pF	-	-	80	
		1.71 V<V <sub>DD</sub> <3.6 V CL=10 pF	-	-	80	
tw(CKH)	Quad-SPI clock high and low time	-	t(CK)/2 - 0.5	-	t(CK)/2 + 0.5	ns
			t(CK)/2 - 0.5	-	t(CK)/2 + 0.5	
ts(IN), tsf(IN)	Data input setup time	2.7 V<V <sub>DD</sub> <3.6 V	1	-	-	
		1.71 V<V <sub>DD</sub> <2 V	0.5	-	-	
thr(IN), thf(IN)	Data input hold time	2.7 V<V <sub>DD</sub> <3.6 V	2.25	-	-	
		1.71 V<V <sub>DD</sub> <2 V	2.75	-	-	
tv(OUT), tvf(OUT)	Data output valid time	2.7 V<V <sub>DD</sub> <3.6 V	-	9.5	11.5	
		1.71 V<V <sub>DD</sub> <3.6 V DHHC=0	-	9.5	12.25	
		DHHC=1 Pres=1, 2...	-	Thclk/2 +2	Thclk/2 +2.5	
thr(OUT), thf(OUT)	Data output hold time	DHHC=0	5.5	-	-	
		DHHC=1 Pres=1, 2...	Thclk/2 +0.75	-	-	


1. Guaranteed by characterization results.

**Table 117. LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 83. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint**




ai14906c

1. Dimensions are expressed in millimeters.

## 6.3 LQFP144, 20 x 20 mm low-profile quad flat package information

Figure 85. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline



1. Drawing is not to scale.

Table 118. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.874

**Table 119. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
E	23.900	-	24.100	0.9409	-	0.9488
e	-	0.500	-	-	0.0197	-
HD	25.900	-	26.100	1.0200	-	1.0276
HE	25.900	-	26.100	1.0200	-	1.0276
L	0.450	-	0.750	0.0177	-	0.0295
L1	-	1.000	-	-	0.0394	-
ZD	-	1.250	-	-	0.0492	-
ZE	-	1.250	-	-	0.0492	-
ccc	-	-	0.080	-	-	0.0031
k	0 °	-	7 °	0 °	-	7 °

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 89. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package recommended footprint**




1. Dimensions are expressed in millimeters.

**WLCSP100 device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 99. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch top view example**



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.