

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, I²C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	112
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f723zct6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f723zct6</a>


5.1.7	Current consumption measurement . . . . .	105
5.2	Absolute maximum ratings . . . . .	105
5.3	Operating conditions . . . . .	107
5.3.1	General operating conditions . . . . .	107
5.3.2	VCAP1/VCAP2 external capacitor . . . . .	109
5.3.3	Operating conditions at power-up / power-down (regulator ON) . . . . .	110
5.3.4	Operating conditions at power-up / power-down (regulator OFF) . . . . .	110
5.3.5	Reset and power control block characteristics . . . . .	110
5.3.6	Over-drive switching characteristics . . . . .	112
5.3.7	Supply current characteristics . . . . .	112
5.3.8	Wakeup time from low-power modes . . . . .	130
5.3.9	External clock source characteristics . . . . .	131
5.3.10	Internal clock source characteristics . . . . .	136
5.3.11	PLL characteristics . . . . .	137
5.3.12	PLL spread spectrum clock generation (SSCG) characteristics . . . . .	140
5.3.13	USB OTG HS PHY PLLs characteristics (on STM32F723xx devices)	142
5.3.14	USB OTG HS PHY regulator characteristics (on STM32F723xx devices) . . . . .	142
5.3.15	USB HS PHY external resistor characteristics (on STM32F723xx devices) . . . . .	143
5.3.16	Memory characteristics . . . . .	143
5.3.17	EMC characteristics . . . . .	145
5.3.18	Absolute maximum ratings (electrical sensitivity) . . . . .	146
5.3.19	I/O current injection characteristics . . . . .	147
5.3.20	I/O port characteristics . . . . .	148
5.3.21	NRST pin characteristics . . . . .	154
5.3.22	TIM timer characteristics . . . . .	155
5.3.23	RTC characteristics . . . . .	155
5.3.24	12-bit ADC characteristics . . . . .	155
5.3.25	Temperature sensor characteristics . . . . .	161
5.3.26	V <sub>BAT</sub> monitoring characteristics . . . . .	161
5.3.27	Reference voltage . . . . .	161
5.3.28	DAC electrical characteristics . . . . .	162
5.3.29	Communications interfaces . . . . .	164
5.3.30	FMC characteristics . . . . .	177
5.3.31	Quad-SPI interface characteristics . . . . .	197
5.3.32	SD/SDIO MMC card host interface (SDMMC) characteristics . . . . .	199

## 2.6 AXI-AHB bus matrix


The STM32F722xx and STM32F723xx system architecture is based on 2 sub-systems:

- An AXI to multi AHB bridge converting AXI4 protocol to AHB-Lite protocol:
  - 3x AXI to 32-bit AHB bridges connected to AHB bus matrix
  - 1x AXI to 64-bit AHB bridge connected to the embedded Flash memory
- A multi-AHB Bus-Matrix
  - The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, USB HS) and the slaves (Flash memory, RAM, FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

**Figure 6. STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture<sup>(1)</sup>**



1. The above figure has large wires for 64-bits bus and thin wires for 32-bits bus.

**Figure 9. Power supply supervisor interconnection with internal reset OFF**

MS31383V4


The  $V_{DD}$  specified threshold, below which the device must be maintained under reset, is 1.7 V (see [Figure 10](#)).

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:


- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PWD) is disabled
- $V_{BAT}$  functionality is no more available and  $V_{BAT}$  pin should be connected to  $V_{DD}$ .

All packages, except for the LQFP100, allow to disable the internal reset through the PDR\_ON signal when connected to  $V_{SS}$ .

**Figure 10. PDR\_ON control with internal reset OFF**


MS19009V7

**Figure 12. Startup in regulator OFF: slow  $V_{DD}$  slope  
- power-down reset risen after  $V_{CAP\_1}/V_{CAP\_2}$  stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).

**Figure 13. Startup in regulator OFF mode: fast  $V_{DD}$  slope  
- power-down reset risen before  $V_{CAP\_1}/V_{CAP\_2}$  stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).

## 2.19 V<sub>BAT</sub> operation

The V<sub>BAT</sub> pin allows to power the device V<sub>BAT</sub> domain from an external battery, an external supercapacitor, or from V<sub>DD</sub> when no external battery and an external supercapacitor are present.

The V<sub>BAT</sub> operation is activated when V<sub>DD</sub> is not present.

The V<sub>BAT</sub> pin supplies the RTC, the backup registers and the backup SRAM.

*Note:* When the microcontroller is supplied from V<sub>BAT</sub>, external interrupts and RTC alarm/events do not exit it from V<sub>BAT</sub> operation.


*When the PDR\_ON pin is connected to V<sub>SS</sub> (Internal Reset OFF), the V<sub>BAT</sub> functionality is no more available and the V<sub>BAT</sub> pin should be connected to V<sub>DD</sub>.*

## 2.20 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.


[Table 6](#) compares the features of the advanced-control, general-purpose and basic timers.

**Figure 16. STM32F723xx WLCSP100 ballout (with OTG PHY HS)**

MSv42002V1

1. The above figure shows the package top view.

Figure 22. STM32F723xx UFBGA176 ballout



MS39130V1

- The above figure shows the package top view.

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number												Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F722xx						STM32F723xx																	
LQFP64	LQFP100	LQFP144	LQFP176	UFBGA176	MLCSPI100	UFBGA176	UFBGA144	LQFP144	LQFP176	UFBGA176	UFBGA144												
35	53	75	R14	94	-	-	-	-	-	PB14	I/O	FT	-	TIM1_CH2N, TIM8_CH2N, SPI2_MISO, USART3_RTS, TIM12_CH1, SDMMC2_D0, OTG_HS_DM, EVENTOUT	-	-							
-	-	-	-	-	J1	R14	L11	77	96	PB14	I/O	FT	-	OTG_HS_DM	-	-							
36	54	76	R15	95	-	-	-	-	-	PB15	I/O	FT	-	RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, SDMMC2_D1, OTG_HS_DP, EVENTOUT	-	-							
-	-	-	-	-	H1	R15	L12	78	97	PB15	I/O	FT	-	OTG_HS_DP	-	-							
-	55	77	P15	96	-	P15	L9	79	98	PD8	I/O	FT	-	USART3_TX, FMC_D13, EVENTOUT	-	-							
-	56	78	P14	97	-	P14	K9	80	99	PD9	I/O	FT	-	USART3_RX, FMC_D14, EVENTOUT	-	-							
-	57	79	N15	98	-	N15	J9	81	100	PD10	I/O	FT	-	USART3_CK, FMC_D15, EVENTOUT	-	-							

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number										Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F722xx					STM32F723xx																
LQFP64	LQFP100	LQFP144	UFBGA176	LQFP176	MLCSPI100	UFBGA176	UFBGA144	LQFP144	LQFP176												
-	-	-	F13	125	B3	F13	G9	106	93	VCAP_2	S	-	-	-	-						
47	74	107	F12	126	A2	F12	G10	107	126	VSS	S	-	-	-	-						
48	75	108	G13	127	A1	G13	F9	108	127	VDD	S	-	-	-	-						
-	-	-	E12	128	-	E12	-	-	128	PH13	I/O	FT	-	TIM8_CH1N, UART4_TX, CAN1_TX, FMC_D21, EVENTOUT	-						
-	-	-	E13	129	-	E13	-	-	129	PH14	I/O	FT	-	TIM8_CH2N, UART4_RX, CAN1_RX, FMC_D22, EVENTOUT	-						
-	-	-	D13	130	-	D13	-	-	130	PH15	I/O	FT	-	TIM8_CH3N, FMC_D23, EVENTOUT	-						
-	-	-	E14	131	-	E14	-	-	131	PI0	I/O	FT	-	TIM5_CH4, SPI2_NSS/I2S2_WS, FMC_D24, EVENTOUT	-						
-	-	-	D14	132	-	D14	-	-	132	PI1	I/O	FT	-	TIM8_BKIN2, SPI2_SCK/I2S2_CK, FMC_D25, EVENTOUT	-						
-	-	-	C14	133	-	C14	-	-	133	PI2	I/O	FT	-	TIM8_CH4, SPI2_MISO, FMC_D26, EVENTOUT	-						
-	-	-	C13	134	-	C13	-	-	134	PI3	I/O	FT	-	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, EVENTOUT	-						
-	-	-	D9	135	-	D9	-	-	135	VSS	S	-	-	-	-						


**Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)**

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/UART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/USART1/2/3/UART5	SPI2/I2S2/SPI3/I2S3/USART1/2/3/UART5	SAI2/USART6/UART4/5/7/8/OTG1_FS	CAN1/TIM12/13/14/QUADSPI/FMC/OTG2_HS	SAI2/QUADSPI/SDMMC2/OTG2_HS/OTG1_FS	SDMMC2	UART7/FMC/SDMMC1/OTG2_FS
Port C	PC4	-	-	-	-	-	I2S1_MCK	-	-	-	-	-	-	FMC_SDNE0	EVEN TOUT
	PC5	-	-	-	-	-	-	-	-	-	-	-	-	FMC_SDCKE0	EVEN TOUT
	PC6	-	-	TIM3_CH1	TIM8_CH1	-	I2S2_MCK	-	-	USART6_TX	-	SDMMC2_D6	-	SDMMC1_D6	EVEN TOUT
	PC7	-	-	TIM3_CH2	TIM8_CH2	-	-	I2S3_MCK	-	USART6_RX	-	SDMMC2_D7	-	SDMMC1_D7	EVEN TOUT
	PC8	TRACED1	-	TIM3_CH3	TIM8_CH3	-	-	-	UART5_RTS	USART6_CK	-	-	-	SDMMC1_D0	EVEN TOUT
	PC9	MCO2	-	TIM3_CH4	TIM8_CH4	I2C3_SDA	I2S_CKIN	-	UART5_CTS	-	QUADSPI_BK1_IO0	-	-	SDMMC1_D1	EVEN TOUT
	PC10	-	-	-	-	-	-	SPI3_SCK_I2S3_CK	USART3_TX	UART4_TX	QUADSPI_BK1_IO1	-	-	SDMMC1_D2	EVEN TOUT
	PC11	-	-	-	-	-	-	SPI3_MISO	USART3_RX	UART4_RX	QUADSPI_BK2_NCS	-	-	SDMMC1_D3	EVEN TOUT
	PC12	TRACED3	-	-	-	-	-	-	SPI3_MOSI_I2S3_SD	USART3_CK	UART5_TX	-	-	SDMMC1_CK	EVEN TOUT
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT

## 4 Memory mapping

The memory map is shown in [Figure 24](#).

**Figure 24. Memory map**



MSv41006V1

**Table 13. STM32F722xx and STM32F723xx register boundary addresses<sup>(1)</sup>**


Bus	Boundary address	Peripheral
	0xE00F FFFF - 0xFFFF FFFF	Reserved
Cortex-M7	0xE000 0000 - 0xE00F FFFF	Cortex-M7 internal peripherals
AHB3	0xD000 0000 - 0xDFFF FFFF	FMC bank 6
	0xC000 0000 - 0xCFFF FFFF	FMC bank 5
	0xA000 2000 - 0xBFFF FFFF	Reserved
	0xA000 1000 - 0xA000 1FFF	Quad-SPI control register
	0xA000 0000- 0xA000 0FFF	FMC control register
	0x9000 0000 - 0x9FFF FFFF	Quad-SPI
	0x8000 0000 - 0x8FFF FFFF	FMC bank 3
	0x7000 0000 - 0x7FFF FFFF	FMC bank 2
	0x6000 0000 - 0x6FFF FFFF	FMC bank 1
	0x5006 0C00- 0x5FFF FFFF	Reserved
AHB2	0x5006 0800 - 0x5006 0BFF	RNG
	0x5004 0000 - 0x5006 07FF	Reserved
	0x5000 0000 - 0x5003 FFFF	USB OTG FS

2. The two 2.2  $\mu\text{F}$  ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
3. The 4.7  $\mu\text{F}$  ceramic capacitor must be connected to one of the  $V_{DD}$  pin.
4.  $V_{DDA}=V_{DD}$  and  $V_{SSA}=V_{SS}$ .

**Caution:** Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

### 5.1.7 Current consumption measurement

Figure 29. Current consumption measurement scheme




## 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 14: Voltage characteristics](#), [Table 15: Current characteristics](#), and [Table 16: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. The device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Table 14. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ , $V_{BAT}$ , $V_{DDUSB}$ and $V_{DDSDMMC}$ ) <sup>(1)</sup>	- 0.3	4.0	
$V_{IN}$	Input voltage on FT pins <sup>(2)</sup>	$V_{SS} - 0.3$	$V_{DD} + 4.0$	V
	Input voltage on TTa pins	$V_{SS} - 0.3$	4.0	
	Input voltage on any other pin	$V_{SS} - 0.3$	4.0	
	Input voltage on BOOT pin	$V_{SS}$	9.0	

**Figure 35. Typical  $V_{BAT}$  current consumption (RTC ON/BKP SRAM OFF and LSE in high medium drive mode)**



### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [Table 62: I/O static characteristics](#).

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption (see [Table 36: Peripheral current consumption](#)), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O

### 5.3.13 USB OTG HS PHY PLLs characteristics (on STM32F723xx devices)

The parameters given in [Table 49](#) are derived from tests performed under temperature and V<sub>DD</sub> supply voltage conditions summarized in [Table 17](#).

**Table 49. USB OTG HS PLL1 characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>PLL1_IN</sub>	PLL1 input clock	-	12, 12.5, 16, 24, 25	MHz		
f <sub>PLL1_OUT</sub>	PLL1 output clock <sup>(2)</sup>	-	-	60	-	
f <sub>VCO_OUT</sub>	PLL1 VCO output	-	600	-	720	
t <sub>LOCK</sub>	PLL1 lock time <sup>(2)</sup>	-	-	-	22	μs
I <sub>DD(PLL1)</sub>	PLL1 digital power consumption	-	-	-	1.8	
I <sub>DDA(PLL1)</sub>	PLL1 analog power consumption	-	-	-	2.75	mA

1. Guaranteed by design.
2. Based on test during characterization.

**Table 50. USB OTG HS PLL2 characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f <sub>PLL2_IN</sub>	PLL2 input clock	-	-	60	-	MHz
f <sub>PLL2_OUT</sub>	PLL2 output clock <sup>(2)</sup>	-	-	480	-	
f <sub>VCO_OUT</sub>	PLL2 VCO output	-	-	480	-	
t <sub>LOCK</sub>	PLL2 lock time <sup>(2)</sup>	-	-	-	91	μs
I <sub>DD(PLL2)</sub>	PLL2 digital power consumption	-	-	-	2.1	
I <sub>DDA(PLL2)</sub>	PLL2 analog power consumption	-	-	-	1.5	mA

1. Guaranteed by design.
2. Based on test during characterization.

### 5.3.14 USB OTG HS PHY regulator characteristics (on STM32F723xx devices)

The parameters given in [Table 51](#) are derived from tests performed under temperature and V<sub>DD</sub> supply voltage conditions summarized in [Table 17](#).

**Table 51. USB OTG HS PHY regulator characteristics<sup>(1)</sup>**


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DD12OTGHS</sub>	1.2 V internal voltage on V <sub>DD12OTGHS</sub>	-	1.18	1.2	1.24	V
C <sub>EXT</sub>	External capacitor on V <sub>DD12OTGHS</sub>	-	1.1	2.2	3.3	μF
I <sub>DDPHYHSREG</sub>	Regulator power consumption	-	100	120	125	μA

1. Based on test during characterization.

### General PCB design guidelines


Power supply decoupling should be performed as shown in [Figure 49](#) or [Figure 50](#), depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

**Figure 49. Power supply and reference decoupling ( $V_{REF+}$  not connected to  $V_{DDA}$ )**



1.  $V_{REF+}$  input is available on all the packages except LQFP64, whereas the  $V_{REF-}$  is available only on UFBGA176 and UFBGA144. When  $V_{REF-}$  is not available, it is internally connected to  $V_{SSA}$ .

**Figure 50. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )**



1.  $V_{REF+}$  input is available on all the packages except LQFP64, whereas the  $V_{REF-}$  is available only on UFBGA176 and UFBGA144. When  $V_{REF-}$  is not available, it is internally connected to  $V_{SSA}$ .

## I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in [Table 83](#) for the I<sup>2</sup>S interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 17](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CK, SD, WS).

**Table 83. I<sup>2</sup>S dynamic characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{MCK}$	I <sup>2</sup> S Main clock output	-	256 x 8K	256xFs <sup>(2)</sup>	MHz
$f_{CK}$	I <sup>2</sup> S clock frequency	Master data: 32 bits	-	64xFs	MHz
		Slave data: 32 bits	-	64xFs	
$D_{CK}$	I <sup>2</sup> S clock frequency duty cycle	Slave receiver	30	70	%
$t_{v(WS)}$	WS valid time	Master mode	-	3	ns
$t_{h(WS)}$	WS hold time	Master mode	0	-	
$t_{su(WS)}$	WS setup time	Slave mode	5	-	
$t_{h(WS)}$	WS hold time	Slave mode	2	-	
$t_{su(SD\_MR)}$	Data input setup time	Master receiver	2.5	-	
$t_{su(SD\_SR)}$		Slave receiver	2.5	-	
$t_{h(SD\_MR)}$	Data input hold time	Master receiver	3.5	-	
$t_{h(SD\_SR)}$		Slave receiver	2	-	
$t_{v(SD\_ST)}$	Data output valid time	Slave transmitter (after enable edge)	-	12	
$t_{v(SD\_MT)}$		Master transmitter (after enable edge)	-	3	
$t_{h(SD\_ST)}$	Data output hold time	Slave transmitter (after enable edge)	5	-	
$t_{h(SD\_MT)}$		Master transmitter (after enable edge)	0	-	

1. Guaranteed by characterization results.

2. 256xFs maximum is 49.152 MHz (APB1 Maximum frequency).

**Note:** Refer to RM0385 reference manual I<sup>2</sup>S section for more details on the sampling frequency ( $F_S$ ).

$f_{MCK}$ ,  $f_{CK}$ , and  $D_{CK}$  values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision.  $D_{CK}$  depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of  $(I2SDIV/(2*I2SDIV+ODD))$  and a maximum value of  $(I2SDIV+ODD)/(2*I2SDIV+ODD)$ .  $F_S$  maximum value is supported for each mode/condition.

**Table 94. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	2Thclk -1	2Thclk +1	ns
$t_{v(NOE\_NE)}$	FMC_NEx low to FMC_NOE low	0	0.5	
$t_{w(NOE)}$	FMC_NOE low time	2Thclk -1	2Thclk +1	
$t_{h(NE\_NOE)}$	FMC_NOE high to FMC_NE high hold time	0	-	
$t_{v(A\_NE)}$	FMC_NEx low to FMC_A valid	-	0.5	
$t_{h(A\_NOE)}$	Address hold time after FMC_NOE high	0	-	
$t_{v(BL\_NE)}$	FMC_NEx low to FMC_BL valid	-	0.5	
$t_{h(BL\_NOE)}$	FMC_BL hold time after FMC_NOE high	0	-	
$t_{su(Data\_NE)}$	Data to FMC_NEx high setup time	Thclk -1.5	-	
$t_{su(Data\_NOE)}$	Data to FMC_NOEx high setup time	Thclk -1.5	-	
$t_{h(Data\_NOE)}$	Data hold time after FMC_NOE high	0	-	
$t_{h(Data\_NE)}$	Data hold time after FMC_NEx high	0	-	
$t_{v(NADV\_NE)}$	FMC_NEx low to FMC_NADV low	-	0	
$t_{w(NADV)}$	FMC_NADV low time	-	Thclk -0.5	

1.  $C_L = 30 \text{ pF}$ .**Table 95. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	7Thclk +1	7Thclk +1	ns
$t_{w(NOE)}$	FMC_NWE low time	5Thclk -1	5Thclk +1	
$t_{w(NWAIT)}$	FMC_NWAIT low time	Thclk -0.5	-	
$t_{su(NWAIT\_NE)}$	FMC_NWAIT valid before FMC_NEx high	5Thclk +1.5	-	
$t_{h(NE\_NWAIT)}$	FMC_NEx hold time after FMC_NWAIT invalid	4Thclk +1	-	


1. Guaranteed by characterization results.

**Table 118. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.689	-
E	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.


**Figure 86. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package recommended footprint**



1. Dimensions are expressed in millimeters.

## 6.5 UFBGA144 package information

**Figure 91. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline**



1. Drawing is not to scale.

**Table 120. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.230	0.280	0.320	0.0091	0.0110	0.0126
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185
E	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185
e	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315