

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, I²C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	112
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-UFBGA
Supplier Device Package	144-UFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f723zei6

6	Package information	202
6.1	LQFP64 – 10 x 10 mm, low-profile quad flat package information	202
6.2	LQFP100, 14 x 14 mm low-profile quad flat package information	205
6.3	LQFP144, 20 x 20 mm low-profile quad flat package information	208
6.4	LQFP176 24 x 24 mm low-profile quad flat package information	211
6.5	UFBGA144 package information	215
6.6	UFBGA176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid array package information	218
6.7	WLCSP100 - 0.4 mm pitch wafer level chip scale package information	221
6.8	Thermal characteristics	225
7	Ordering information	226
Appendix A Recommendations when using internal reset OFF		227
A.1	Operating conditions	227
Revision history		228

List of tables

Table 1.	Device summary	2
Table 2.	STM32F722xx and STM32F723xx features and peripheral counts	14
Table 3.	Voltage regulator configuration mode versus device operating mode	31
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	34
Table 5.	Voltage regulator modes in stop mode	35
Table 6.	Timer feature comparison	37
Table 7.	I2C implementation	40
Table 8.	USART implementation	41
Table 9.	Legend/abbreviations used in the pinout table	58
Table 10.	STM32F722xx and STM32F723xx pin and ball definition	59
Table 11.	FMC pin definition	83
Table 12.	STM32F722xx and STM32F723xx alternate function mapping	86
Table 13.	STM32F722xx and STM32F723xx register boundary addresses	98
Table 14.	Voltage characteristics	105
Table 15.	Current characteristics	106
Table 16.	Thermal characteristics	107
Table 17.	General operating conditions	107
Table 18.	Limitations depending on the operating power supply range	109
Table 19.	VCAP1/VCAP2 operating conditions	110
Table 20.	VCAP1 operating conditions in the LQFP64 package	110
Table 21.	Operating conditions at power-up / power-down (regulator ON)	110
Table 22.	Operating conditions at power-up / power-down (regulator OFF)	110
Table 23.	reset and power control block characteristics	111
Table 24.	Over-drive switching characteristics	112
Table 25.	Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON	113
Table 26.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON	114
Table 27.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory or SRAM on AXI (L1-cache disabled), regulator ON	115
Table 28.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory on ITCM interface (ART disabled), regulator ON	116
Table 29.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF	117
Table 30.	Typical and maximum current consumption in Sleep mode, regulator ON	118
Table 31.	Typical and maximum current consumption in Sleep mode, regulator OFF	118
Table 32.	Typical and maximum current consumptions in Stop mode	119
Table 33.	Typical and maximum current consumptions in Standby mode	120
Table 34.	Typical and maximum current consumptions in V _{BAT} mode	121
Table 35.	Switching output I/O current consumption	125
Table 36.	Peripheral current consumption	127
Table 37.	USB OTG HS and USB OTG PHY HS current consumption	130
Table 38.	Low-power mode wakeup timings	130
Table 39.	High-speed external user clock characteristics	131
Table 40.	Low-speed external user clock characteristics	132

Figure 2. Compatible board design for LQFP64 package

The STM32F722xx LQFP144, UFBGA176 and LQFP176 packages are fully pin to pin compatible with the STM32F4xx devices.

-
2. Available only on the STM32F723xx devices.

2 Functional overview

2.1 ARM® Cortex®-M7 with FPU

The ARM® Cortex®-M7 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard caches (8 Kbytes of I-cache and 8 Kbytes of D-cache)
- 64-bit AXI4 interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The processor supports the following memory interfaces:

- Tightly Coupled Memory (TCM) interface.
- Harvard instruction and data caches and AXI master (AXIM) interface.
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It supports single precision FPU (floating point unit), speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 5 shows the general block diagram of the STM32F722xx and STM32F723xx family.

Note: Cortex®-M7 with FPU core is binary compatible with the Cortex®-M4 core.

2.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

2.8 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) memories
- 8-, 16-, 32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is HCLK/2

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

2.9 Quad-SPI memory interface (QUADSPI)

All the devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual or Quad-SPI Flash memories. It can work in:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes of external Flash are memory mapped, supporting 8, 16 and 32-bit access. The code execution is supported.

The opcode and the frame format are fully programmable. The communication can be either in Single Data Rate or Dual Data Rate.

2.29 Universal serial bus on-the-go full-speed (OTG_FS)

The device embeds an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 1.28 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 12 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Internal FS OTG PHY support
- HNP/SNP/IP inside (no need for any external resistor)
- BCD support

For the OTG/Host modes, a power switch is needed in case bus-powered devices are connected

2.30 Universal serial bus on-the-go high-speed (OTG_HS)

The device embeds an USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 Mbit/s).

The STM32F722xx devices feature a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The STM32F723xx devices feature an integrated PHY HS.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has a software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- **For the STM32F722xx devices:** External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- **For the STM32F723xx devices:** Internal HS OTG PHY support.

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number										Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F722xx					STM32F723xx																
LQFP64	LQFP100	LQFP144	LQFP176	UFBGA176	MLCSPI100	UFBGA176	UFBGA144	LQFP144	LQFP176												
-	-	20	L3	26	-	L3	G3	20	26	PF8	I/O	FT	-	SPI5_MISO, SAI1_SCK_B, UART7_RTS, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT	ADC3_IN6						
-	-	21	L2	27	-	L2	G2	21	27	PF9	I/O	FT	-	SPI5_MOSI, SAI1_FS_B, UART7_CTS, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT	ADC3_IN7						
-	-	22	L1	28	-	L1	G1	22	28	PF10	I/O	FT	-	EVENTOUT	ADC3_IN8						
5	12	23	G1	29	G10	G1	D1	23	29	PH0-OSC_IN	I/O	FT	-	EVENTOUT	OSC_IN ⁽⁵⁾						
6	13	24	H1	30	H10	H1	E1	24	30	PH1-OSC_OUT	I/O	FT	-	EVENTOUT	OSC_OUT ⁽⁵⁾						
7	14	25	J1	31	G9	J1	F1	25	31	NRST	I/O	RS_T	-	-	-						
8	15	26	M2	32	F8	M2	H1	26	32	PC0	I/O	FT	⁽⁴⁾ ⁽⁵⁾	SAI2_FS_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT	ADC1_IN10, ADC2_IN10, ADC3_IN10						
9	16	27	M3	33	H9	M3	H2	27	33	PC1	I/O	FT	⁽⁵⁾	TRACED0, SPI2_MOSI/I2S2_SD, SAI1_SD_A, EVENTOUT	ADC1_IN11, ADC2_IN11, ADC3_IN11, RTC_TAMP3, WKUP3						

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number												Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F722xx						STM32F723xx																	
LQFP64	LQFP100	LQFP144	UFBGA176	UFBGA176	MLCSPI100	LQFP176	UFBGA176	UFBGA144	LQFP144	LQFP176													
19	27	39	K4	F4	-	49	49	49	39	40	50	VDD	S	-	-	-	-						
20	28	40	N4	50	G7	N4	J3	40	50	PA4	I/O	TTa	(5)	SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, EVENTOUT	ADC1_IN4, ADC2_IN4, DAC_OUT1								
21	29	41	P4	51	F6	P4	K3	41	51	PA5	I/O	TTa	(4) (5)	TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, OTG_HS_ULPI_CK, EVENTOUT	ADC1_IN5, ADC2_IN5, DAC_OUT2								
22	30	42	P3	52	G6	P3	L3	42	52	PA6	I/O	FT	(5)	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM13_CH1, EVENTOUT	ADC1_IN6, ADC2_IN6								
23	31	43	R3	53	K7	R3	M3	43	53	PA7	I/O	FT	(5)	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT	ADC1_IN7, ADC2_IN7								
24	32	44	N5	54	H6	N5	J4	44	54	PC4	I/O	FT	(5)	I2S1_MCK, FMC_SDNE0, EVENTOUT	ADC1_IN14, ADC2_IN14								
-	33	45	P5	55	J6	P5	K4	45	55	PC5	I/O	FT	(5)	FMC_SDCKE0, EVENTOUT	ADC1_IN15, ADC2_IN15								



Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

Pin Number										Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions						
STM32F722xx					STM32F723xx																
LQFP64	LQFP100	LQFP144	LQFP176	UFBGA176	MLCSPI100	UFBGA176	UFBGA144	LQFP144	LQFP176												
54	83	116	D12	144	E5	D12	E9	116	144	PD2	I/O	FT	-	TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, EVENTOUT	-						
-	84	117	D11	145	C6	D11	D9	117	145	PD3	I/O	FT	-	SPI2_SCK/I2S2_CK, USART2_CTS, FMC_CLK, EVENTOUT	-						
-	85	118	D10	146	B6	D10	C9	118	146	PD4	I/O	FT	-	USART2_RTS, FMC_NOE, EVENTOUT	-						
-	86	119	C11	147	A5	C11	B9	119	147	PD5	I/O	FT	-	USART2_TX, FMC_NWE, EVENTOUT	-						
-	-	120	D8	148	-	D8	E7	120	148	VSS	S	-	-	-	-						
-	-	121	C8	149	-	C8	F7	121	149	VDDSDMMC	S	-	-	-	-						
-	87	122	B11	150	D6	B11	A8	122	150	PD6	I/O	FT	-	SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, SDMMC2_CK, FMC_NWAIT, EVENTOUT	-						
-	88	123	A11	151	E6	A11	A9	123	151	PD7	I/O	FT	-	USART2_CK SDMMC2_CMD, FMC_NE1, EVENTOUT	-						
-	-	124	C10	152	-	C10	E8	124	152	PG9	I/O	FT	-	USART6_RX, QUADSPI_BK2_IO2, SAI2_FS_B, SDMMC2_D0, FMC_NE2/FMC_NCE, EVENTOUT	-						

Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)


Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/UART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/USART1/2/3/UART5	SPI2/USART6/UART4/5/7/8/OTG1_FS	CAN1/TIM12/13/14/QUADSPI/FMC/OTG2_HS	SAI2/QUADSPI/SDMMC2/OTG2_HS/OTG1_FS	SDMMC2	UART7/FMC/SDMMC1/OTG2_FS	SYS
Port A	PA12	-	TIM1_ETR	-	-	-	-	-	USART1_RTS	SAI2_FS_B	CAN1_TX	OTG_FS_D_P	-	-	EVEN TOUT
	PA13	JTMS-SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA14	JTCK-SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA15	JTDI	TIM2_CH1/TIM2_ETR	-	-	-	SPI1_NSS/I2S1_WS	SPI3_NSS/I2S3_WS	-	UART4_RTS	-	-	-	-	EVEN TOUT
Port B	PB0	-	TIM1_CH2_N	TIM3_CH3	TIM8_CH2_N	-	-	-	-	UART4_CTS		OTG_HS_ULPI_D1	-	-	EVEN TOUT
	PB1	-	TIM1_CH3_N	TIM3_CH4	TIM8_CH3_N	-	-	-	-	-		OTG_HS_ULPI_D2	-	-	EVEN TOUT
	PB2	-	-	-	-	-	-	SAI1_SD_A	SPI3_MOSI/I2S3_SD		QUADSPI_CLK	-	-	-	EVEN TOUT
	PB3	JTDO/TRACESWO	TIM2_CH2	-	-	-	SPI1_SCK/I2S1_CK	SPI3_SCK/I2S3_CK	-	-	-	SDMMC2_D2	-	-	EVEN TOUT
	PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MISO	SPI3_MISO	SPI2 NSS/I2S2_WS	-	-	SDMMC2_D3	-	-	EVEN TOUT
	PB5	-	-	TIM3_CH2	-	I2C1_SMB_A	SPI1_MOSI/I2S1_SD	SPI3_MOSI/I2S3_SD	-	-	-	OTG_HS_ULPI_D7	-	FMC_SDC KE1	EVEN TOUT
	PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	-	QUADSPI_BK1_NCS	-	FMC_SDNE1	EVEN TOUT
	PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	FMC_NL	EVEN TOUT
	PB8	-	-	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-	-	-	CAN1_RX	SDMMC2_D4	-	SDMMC1_D4	EVEN TOUT



Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1	I2C1/2/3/USART1	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/SPI3/I2S3/SPI4/5	SPI2/I2S2/SPI3/I2S3/USART1/2/3/UART5	SPI2/USART6/UART4/5/7/OTG1_FS	CAN1/TIM12/13/14/QUAD	SAI2/QUAD SPI/SDMM C2/OTG2_HS/OTG1_FS	SDMMC2	UART7/F MC/SDM MC1/OTG2_FS	SYS
Port I	PI7	-	-	-	TIM8_CH3	-	-	-	-	-	-	SAI2_FS_A	-	FMC_D29	EVEN TOUT
	PI8	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PI9	-	-	-	-	-	-	-	-	UART4_RX	CAN1_RX	-	-	FMC_D30	EVEN TOUT
	PI10	-	-	-	-	-	-	-	-	-	-	-	-	FMC_D31	EVEN TOUT
	PI11	-	-	-	-	-	-	-	-	-	-	OTG_HS_ULPI_DIR	-	-	EVEN TOUT
	PI12	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PI13	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PI14	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PI15	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT

Figure 28. STM32F723xx power supply scheme



1. The V_{DDUSB} allows supplying the PHY FS in PA11/PA12 and the PHY HS on PB14/PB15.

Table 33. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditions	Typ ⁽¹⁾			Max ⁽²⁾			Unit
			T _A = 25 °C			T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	
			V _{DD} = 1.7 V	V _{DD} = 2.4 V	V _{DD} = 3.3 V	V _{DD} = 3.3 V			
I _{DD_STBY}	Supply current in Standby mode	Backup SRAM OFF, RTC and LSE OFF	1.09	1.13	1.4	4	27	55	µA
		Backup SRAM ON, RTC and LSE OFF	1.85	1.88	2.17	5	30	60	
		Backup SRAM OFF, RTC ON and LSE in low drive mode	1.65	1.86	2.43	7	47	95.5	
		Backup SRAM OFF, RTC ON and LSE in medium low drive mode	1.67	1.88	2.46	7	47.5	97	
		Backup SRAM OFF, RTC ON and LSE in medium high drive mode	1.8	2.01	2.61	7.5	50.5	102.5	
		Backup SRAM OFF, RTC ON and LSE in high drive mode	1.92	2.13	2.73	8	53	107	
		Backup SRAM ON, RTC ON and LSE in low drive mode	2.39	2.6	3.23	9	62	127	
		Backup SRAM ON, RTC ON and LSE in Medium low drive mode	2.41	2.64	3.25	9	63	128	
		Backup SRAM ON, RTC ON and LSE in Medium high drive mode	2.67	2.89	2.53	10	68	139	
		Backup SRAM ON, RTC ON and LSE in High drive mode	2.68	2.9	3.51	10	68	138	

1. PDR is OFF for V_{DD}=1.7V. When the PDR is OFF (internal reset OFF), the typical current consumption is reduced by additional 1.2 µA.

2. Guaranteed by characterization results.

Table 35. Switching output I/O current consumption⁽¹⁾ (continued)

Symbol	Parameter	Conditions	I/O toggling frequency (fsw) MHz	Typ $V_{DD} = 3.3\text{ V}$	Typ $V_{DD} = 1.8\text{ V}$	Unit
I_{DDIO}	I/O switching Current	$C_{EXT} = 22\text{ pF}$ $C = C_{INT} + C_S + C_{EXT}$	2	0.3	0.1	mA
			8	1.0	0.5	
			25	3.5	1.6	
			50	5.9	4.2	
			60	10.0	4.4	
			84	19.12	5.8	
			90	19.6	-	
		$C_{EXT} = 33\text{ pF}$ $C = C_{INT} + C_S + C_{EXT}$	2	0.3	0.2	
			8	1.3	0.7	
			25	3.5	2.3	
			50	10.26	5.19	
			60	16.53	-	

1. $C_{INT} + C_S$, PCB board capacitance including the pad pin is estimated to 15 pF.

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- I/O compensation cell enabled.
- The ART/L1-cache is ON.
- Scale 1 mode selected, internal digital voltage $V_{12} = 1.32\text{ V}$.
- HCLK is the system clock. $f_{PCLK1} = f_{HCLK}/4$, and $f_{PCLK2} = f_{HCLK}/2$.

The given value is calculated by measuring the difference of current consumption

- with all peripherals clocked off
- with only one peripheral clocked on
- $f_{HCLK} = 216\text{ MHz}$ (Scale 1 + over-drive ON), $f_{HCLK} = 168\text{ MHz}$ (Scale 2),
 $f_{HCLK} = 144\text{ MHz}$ (Scale 3)
- Ambient operating temperature is 25°C and $V_{DD}=3.3\text{ V}$.

5.3.21 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see [Table 62: I/O static characteristics](#)).

Unless otherwise specified, the parameters given in [Table 65](#) are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in [Table 17](#).


Table 65. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_{PU}	Weak pull-up equivalent resistor ⁽¹⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
$V_{F(NRST)}^{(2)}$	NRST Input filtered pulse	-	-	-	100	ns
$V_{NF(NRST)}^{(2)}$	NRST Input not filtered pulse	$V_{DD} > 2.7$ V	300	-	-	ns
T_{NRST_OUT}	Generated reset pulse duration	Internal Reset source	20	-	-	μs

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

2. Guaranteed by design.

Figure 46. Recommended NRST pin protection



ai14132c

1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in [Table 65](#). Otherwise the reset is not taken into account by the device.

Table 90. Dynamic characteristics: USB ULPI⁽¹⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
t_{SC}	Control in (ULPI_DIR, ULPI_NXT) setup time	-	1.5	-	-	ns	
t_{HC}	Control in (ULPI_DIR, ULPI_NXT) hold time	-	1	-	-		
t_{SD}	Data in setup time	-	1.5	-	-		
t_{HD}	Data in hold time	-	1	-	-		
t_{DC}/t_{DD}	Data/control output delay	2.7 V < V_{DD} < 3.6 V, $C_L = 20 \text{ pF}$ and OSPEEDRy[1:0] = 11	-	6	7.5	ns	
		-	-	9.5	11		
		1.7 V < V_{DD} < 3.6 V, $C_L = 15 \text{ pF}$ and OSPEEDRy[1:0] = 11	-				

1. Guaranteed by characterization results.

USB high speed (HS) characteristics (Embedded PHY High speed in STM32F723xx devices)

Table 91. USB OTG high speed DC electrical characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{hssq}	High speed squelch detection threshold	-	100	-	150	mV
V_{hsdsc}	High speed disconnect detection threshold	-	525	-	625	mV
V_{hsdif}	High speed differential detection threshold	-	100	-	-	mV
V_{hscm}	High speed data signalling common mode voltage range	-	-50	-	500	mV
V_{hsqi}	High speed idle level	-	-10	-	10	mV
V_{hsqh}	High speed data signaling high	-	360	-	440	mV
V_{hsqi}	High speed data signaling low	-	-10	-	10	mV
V_{chirpj}	Chirp J level	-	700	-	1100	mV
V_{chirpk}	Chirp K level	-	-900	-	-500	mV

Table 92. USB OTG high speed electrical characteristics

Parameter	Comments	Conditions	Min	Typ	Max	Unit
t_{lr}	Rise time	-	0.5	-	-	ns
t_{lf}	Fall time	-	0.5	-	-	ns
t_{lrfm}	Setup time from INHSDRIVERENABLE=1 to the transition on INHSADATAP/INHSDATAN	-	10	-	-	ns
Z_{drv}	Driver output impedance	-	40.5	-	49.5	Ω

- Guaranteed by characterization results.

Figure 68. Synchronous non-multiplexed PSRAM write timings





Table 120. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020


1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 92. UFBGA144 - 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint**Table 121. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)**

Dimension	Recommended values
Pitch	0.50 mm
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

6.7 WLCSP100 - 0.4 mm pitch wafer level chip scale package information

Figure 97.WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

7 Ordering information

Table 127. Ordering information scheme

Example:

Device family

STM32 = ARM-based 32-bit microcontroller

Product type

F = general-purpose

Device subfamily

722 = STM32F722xx, no OTG PHY HS

723 = STM32F723xx, with OTG PHY HS

Pin count

R = 64 pins

V = 100 pins

Z = 144 pins

I = 176 pins

Flash memory size

C = 256 Kbytes of Flash memory

E = 512 Kbytes of Flash memory

Package

T = LQFP

K = UFBGA (10 x 10 mm)

I = UFBGA (7 x 7 mm)

Y = WLCSP

Temperature range

6 = Industrial temperature range, -40 to 85 °C.

7 = Industrial temperature range, -40 to 105 °C.

Options

xxx = programmed parts

TR = tape and reel

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, contact the nearest ST sales office.