

Welcome to [E-XFL.COM](https://www.e-xfl.com)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

Product Status	Not For New Designs
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	CSI, EBI/EMI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	84
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	2.85V ~ 3.6V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3740gc-ueu-ax">https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3740gc-ueu-ax</a>

**(7) Port 3 function register (PF3)**

After reset: 0000H    R/W    Address: PF3 FFFFFFFC66H,  
PF3L FFFFFFFC66H, PF3H FFFFFFFC67H

	15	14	13	12	11	10	9	8
PF3 (PF3H)	0	0	0	0	0	0	PF39	PF38

	7	6	5	4	3	2	1	0
(PF3L)	PF37	PF36	PF35	PF34	PF33	PF32	PF31	PF30

PF3n	Control of normal output or N-ch open-drain output (n = 0 to 9)
0	Normal output (CMOS output)
1	N-ch open-drain output

**Caution** When an output pin is pulled up at  $EV_{DD}$  or higher, be sure to set the PF3n bit to 1.

- Remarks**
1. The PF3 register can be read or written in 16-bit units.  
However, when using the higher 8 bits of the PF3 register as the PF3H register and the lower 8 bits as the PF3L register, PF3 can be read or written in 8-bit or 1-bit units.
  2. To read/write bits 8 to 15 of the PF3 register in 8-bit or 1-bit units, specify them as bits 0 to 7 of the PF3H register.

**(3) TMPn I/O control register 0 (TPnIOC0)**

The TPnIOC0 register is an 8-bit register that controls the timer output (TOPn0, TOPn1 pins).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After reset: 00H    R/W    Address: TP0IOC0 FFFFF592H, TP1IOC0 FFFFF5A2H,  
TP2IOC0 FFFFF5B2H, TP3IOC0 FFFFF5C2H,  
TP4IOC0 FFFFF5D2H, TP5IOC0 FFFFF5E2H

	7	6	5	4	3	<2>	1	<0>
TPnIOC0 (n = 0 to 5)	0	0	0	0	TPnOL1	TPnOE1	TPnOL0	TPnOE0

TPnOL1	TOPn1 pin output level setting <sup>Note</sup>
0	TOPn1 pin output starts at high level
1	TOPn1 pin output starts at low level


TPnOE1	TOPn1 pin output setting
0	Timer output disabled • When TPnOL1 bit = 0: Low level is output from the TOPn1 pin • When TPnOL1 bit = 1: High level is output from the TOPn1 pin
1	Timer output enabled (a square wave is output from the TOPn1 pin).

TPnOL0	TOPn0 pin output level setting <sup>Note</sup>
0	TOPn0 pin output starts at high level
1	TOPn0 pin output starts at low level


TPnOE0	TOPn0 pin output setting
0	Timer output disabled • When TPnOL0 bit = 0: Low level is output from the TOPn0 pin • When TPnOL0 bit = 1: High level is output from the TOPn0 pin
1	Timer output enabled (a square wave is output from the TOPn0 pin).

**Note** The output level of the timer output pin (TOPnm) specified by the TPnOLm bit is shown below (m = 0, 1).

• When TPnOLm bit = 0



• When TPnOLm bit = 1



- Cautions**
1. Rewrite the TPnOL1, TPnOE1, TPnOL0, and TPnOE0 bits when the TPnCTL0.TPnCE bit = 0. (The same value can be written when the TPnCE bit = 1.) If rewriting was mistakenly performed, clear the TPnCE bit to 0 and then set the bits again.
  2. Even if the TPnOLm bit is manipulated when the TPnCE and TPnOEm bits are 0, the TOPnm pin output level varies (m = 0, 1).


## (2) Operation timing in external event count mode

**Cautions** 1. In the external event count mode, do not set the TPnCCR0 register to 0000H.

2. In the external event count mode, use of the timer output is disabled. If performing timer output using external event count input, set the interval timer mode, and select the operation enabled by the external event count input for the count clock (TPnCTL1.TPnMD2 to TPnCTL1.TPnMD0 bits = 000, TPnCTL1.TPnEEE bit = 1).

## (a) Operation if TPnCCR0 register is set to FFFFH


If the TPnCCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTPnCC0 signal is generated. At this time, the TPnOPT0.TPnOVF bit is not set.



**Remark** n = 0 to 5

**(c) Generation timing of compare match interrupt request signal (INTTPnCC1)**

The timing of generation of the INTTPnCC1 signal in the PWM output mode differs from the timing of other INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPnCCR1 register.




Usually, the INTTPnCC1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TPnCCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOPn1 pin.

**(b) Notes on rewriting the TQ0CCR0 register**

To change the value of the TQ0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




If the value of the TQ0CCR0 register is changed from D<sub>1</sub> to D<sub>2</sub> while the count value is greater than D<sub>2</sub> but less than D<sub>1</sub>, the count value is transferred to the CCR0 buffer register as soon as the TQ0CCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is D<sub>2</sub>.


Because the count value has already exceeded D<sub>2</sub>, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D<sub>2</sub>, the INTTQ0CC0 signal is generated. Therefore, the INTTQ0CC0 signal may not be generated at the valid edge count of “(D<sub>1</sub> + 1) times” or “(D<sub>2</sub> + 1) times” originally expected, but may be generated at the valid edge count of “(10000H + D<sub>2</sub> + 1) times”.

**(b) 0%/100% output of PWM waveform**

To output a 0% waveform, set the TQ0CCRk register to 0000H. If the set value of the TQ0CCR0 register is FFFFH, the INTTQ0CCk signal is generated periodically.




To output a 100% waveform, set a value of (set value of TQ0CCR0 register + 1) to the TQ0CCRk register. If the set value of the TQ0CCR0 register is FFFFH, 100% output cannot be produced.



**(e) Generation timing of compare match interrupt request signal (INTTQ0CCk)**

The timing of generation of the INTTQ0CCk signal in the external trigger pulse output mode differs from the timing of other INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.



Usually, the INTTQ0CCk signal is generated in synchronization with the next count up after the count value of the 16-bit counter matches the value of the CCRk buffer register.

In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOQ0k pin.



**(2) Real-time output port control register 0 (RTPC0)**

The RTPC0 register is a register that sets the operation mode and output trigger of the real-time output port.

The relationship between the operation mode and output trigger of the real-time output port is as shown in Tables 12-3 and 12-4.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After reset: 00H    R/W    Address: RTPC0 FFFFF6E5H

	<7>	6	5	4	3	2	1	0
RTPC0	RTPOE0	RTPEG0	BYTE0	EXTR0	0	0	0	0

RTPOE0	Control of real-time output operation
0	Disables operation <sup>Note 1</sup>
1	Enables operation

RTPEG0	Valid edge of INTTPaCC0 (a = 0, 4, 5) signal
0	Falling edge <sup>Note 2</sup>
1	Rising edge

BYTE0	Specification of channel configuration for real-time output
0	4 bits × 1 channel, 2 bits × 1 channel
1	6 bits × 1 channel

**Notes** 1. When the real-time output operation is disabled (RTPOE0 bit = 0), all the bits of the real-time output signals (RTP00 to RTP05) output “0”.

2. The INTTP0CC0 signal is output for one clock of the count clock selected by TMP0.

**Caution** Set the RTPEG0, BYTE0, and EXTR0 bits only when RTPOE0 bit = 0.

**Table 12-3. Operation Modes and Output Triggers of Real-Time Output Port**


BYTE0	EXTR0	Operation Mode	RTBH0 (RTP04, RTP05)	RTBL0 (RTP00 to RTP03)
0	0	4 bits × 1 channel,	INTTP5CC0	INTTP4CC0
	1	2 bits × 1 channel	INTTP4CC0	INTTP0CC0
1	0	6 bits × 1 channel	INTTP4CC0	
	1		INTTP0CC0	

### 14.4.3 Cautions

Observe the following cautions when using the D/A converter of the V850ES/JG3.

- (1) Do not change the set value of the DA0CSn register while the trigger signal is being issued in the real-time output mode.
- (2) Before changing the operation mode, be sure to clear the DA0M.DA0CEn bit to 0.
- (3) When using one of the P10/AN00 and P11/AN01 pins as an I/O port and the other as a D/A output pin, do so in an application where the port I/O level does not change during D/A output.
- (4) Make sure that  $AV_{REF0} = V_{DD} = AV_{REF1} = 3.0$  to  $3.6$  V. If this range is exceeded, the operation is not guaranteed.
- (5) Apply power to  $AV_{REF1}$  at the same timing as  $AV_{REF0}$ .
- (6) No current can be output from the ANOn pin ( $n = 0, 1$ ) because the output impedance of the D/A converter is high. When connecting a resistor of  $2\text{ M}\Omega$  or less, insert a JFET input operational amplifier between the resistor and the ANOn pin.

**Figure 14-2. External Pin Connection Example**



- (7) Because the D/A converter stops operation in the STOP mode, the ANO0 and ANO1 pins go into a high-impedance state, and the power consumption can be reduced. In the IDLE1, IDLE2, or subclock operation mode, however, the operation continues. To lower the power consumption, therefore, clear the DA0M.DA0CEn bit to 0.


### 15.6.8 Reception errors

Errors during a receive operation are of three types: parity errors, framing errors, and overrun errors. Data reception result error flags are set in the UAnSTR register and a reception complete interrupt request signal (INTUAnR) is output when an error occurs.

It is possible to ascertain which error occurred during reception by reading the contents of the UAnSTR register.


Clear the reception error flag by writing 0 to it after reading it.

- Receive data read flow




- Reception error causes

Error Flag	Reception Error	Cause
UAnPE	Parity error	Received parity bit does not match the setting
UAnFE	Framing error	Stop bit not detected
UAnOVE	Overrun error	Reception of next data completed before data was read from receive buffer

**(2) Operation timing**

## (1) Operation flow




**Remarks 1.** The broken lines indicate the hardware processing.

**2.** The numbers in this figure correspond to the processing numbers in (2) Operation timing.

**3.** n = 0 to 4


A serial bus configuration example is shown below.

**Figure 17-5. Serial Bus Configuration Example Using I<sup>2</sup>C Bus**



## (4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

## &lt;1&gt; When WTIMn bit = 0 (after restart, address mismatch (= not extension code))



▲1: IICSn register = 0010X010B

▲2: IICSn register = 0010X000B

▲3: IICSn register = 00000X10B

Δ4: IICSn register = 00000001B


**Remarks 1.** ▲: Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

**2.** n = 0 to 2

## &lt;2&gt; When WTIMn bit = 1 (after restart, address mismatch (= not extension code))



▲1: IICSn register = 0010X010B

▲2: IICSn register = 0010X110B

▲3: IICSn register = 0010XX00B

▲4: IICSn register = 00000X10B

Δ5: IICSn register = 00000001B


**Remarks 1.** ▲: Always generated

Δ: Generated only when SPIEn bit = 1

X: don't care

**2.** n = 0 to 2

**Figure 17-23. Example of Master to Slave Communication**  
**(When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)**





**(5) DMA channel control registers 0 to 3 (DCHC0 to DCHC3)**

The DCHC0 to DCHC3 registers are 8-bit registers that control the DMA transfer operating mode for DMA channel n.

These registers can be read or written in 8-bit or 1-bit units. (However, bit 7 is read-only and bits 1 and 2 are write-only. If bit 1 or 2 is read, the read value is always 0.)

Reset sets these registers to 00H.

After reset: 00H    R/W    Address: DCHC0 FFFFF0E0H, DCHC1 FFFFF0E2H,  
DCHC2 FFFFF0E4H, DCHC3 FFFFF0E6H

DCHCn

(n = 0 to 3)

	<7>	6	5	4	3	<2>	<1>	<0>
	TCn <sup>Note 1</sup>	0	0	0	0	INITn <sup>Note 2</sup>	STGn <sup>Note 2</sup>	Enn

TCn <sup>Note 1</sup>	Status flag indicates whether DMA transfer through DMA channel n has completed or not
0	DMA transfer had not completed.
1	DMA transfer had completed.
It is set to 1 on the last DMA transfer and cleared to 0 when it is read.	

INITn <sup>Note 2</sup>	If the INITn bit is set to 1 with DMA transfer disabled (Enn bit = 0), the DMA transfer status can be initialized. When re-setting the DMA transfer status (re-setting the DDAnH, DDAnL, DSAnH, DSAnL, DBCn, and DADCn registers) before DMA transfer is completed (before the TCn bit is set to 1), be sure to initialize the DMA channel. When initializing the DMA controller, however, be sure to observe the procedure described in <b>18.13 Cautions</b> .
-------------------------	--

STGn <sup>Note 2</sup>	This is a software startup trigger of DMA transfer. If this bit is set to 1 in the DMA transfer enable state (TCn bit = 0, Enn bit = 1), DMA transfer is started.
------------------------	--

Enn	Setting of whether DMA transfer through DMA channel n is to be enabled or disabled
0	DMA transfer disabled
1	DMA transfer enabled
DMA transfer is enabled when the Enn bit is set to 1. When DMA transfer is completed (when a terminal count is generated), this bit is automatically cleared to 0. To abort DMA transfer, clear the Enn bit to 0 by software. To resume, set the Enn bit to 1 again. When aborting or resuming DMA transfer, however, be sure to observe the procedure described in <b>18.13 Cautions</b> .	

**Notes** 1. The TCn bit is read-only.

2. The INITn and STGn bits are write-only.

**Cautions** 1. Be sure to clear bits 6 to 3 of the DCHCn register to 0.

2. When DMA transfer is completed (when a terminal count is generated), the Enn bit is cleared to 0 and then the TCn bit is set to 1. If the DCHCn register is read while its bits are being updated, a value indicating “transfer not completed and transfer is disabled” (TCn bit = 0 and Enn bit = 0) may be read.

### 19.3.3 Priorities of maskable interrupts

The INTC performs multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.

There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are generated at the same time, interrupt request signals are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, see **Table 19-1 Interrupt Source List**. The programmable priority control customizes interrupt request signals into eight levels by setting the priority level specification flag.

Note that when an interrupt request signal is acknowledged, the PSW.ID flag is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in the interrupt service program) to set the interrupt enable mode.

**Remark** xx: Identification name of each peripheral unit (see **Table 19-2 Interrupt Control Register (xxICn)**)  
n: Peripheral unit number (see **Table 19-2 Interrupt Control Register (xxICn)**).

Table 19-2. Interrupt Control Register (xxICn) (2/2)

Address	Register	Bit							
		<7>	<6>	5	4	3	2	1	0
FFFFF162H	UA0RIC/ CB4RIC	UA0RIF/ CB4RIF	UA0RMK/ CB4RMK	0	0	0	UA0RPR2/ CB4RPR2	UA0RPR1/ CB4RPR1	UA0RPR0/ CB4RPR0
FFFFF164H	UA0TIC/ CB4TIC	UA0TIF/ CB4TIF	UA0TMK/ CB4TMK	0	0	0	UA0TPR2/ CB4TPR2	UA0TPR1/ CB4TPR1	UA0TPR0/ CB4TPR0
FFFFF166H	UA1RIC/ IICIC2	UA1RIF/ IICIF2	UA1RMK/ IICMK2	0	0	0	UA1RPR2/ IICPR22	UA1RPR1/ IICPR21	UA1RPR0/ IICPR20
FFFFF168H	UA1TIC	UA1TIF	UA1TMK	0	0	0	UA1TPR2	UA1TPR1	UA1TPR0
FFFFF16AH	UA2RIC/ IICIC0	UA2RIF/ IICIF0	UA2RMK/ IICMK0	0	0	0	UA2RPR2/ IICPR02	UA2RPR1/ IICPR01	UA2RPR0/ IICPR00
FFFFF16CH	UA2TIC	UA2TIF	UA2TMK	0	0	0	UA2TPR2	UA2TPR1	UA2TPR0
FFFFF16EH	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF170H	DMAIC0	DMAIF0	DMAMK0	0	0	0	DMAPR02	DMAPR01	DMAPR00
FFFFF172H	DMAIC1	DMAIF1	DMAMK1	0	0	0	DMAPR12	DMAPR11	DMAPR10
FFFFF174H	DMAIC2	DMAIF2	DMAMK2	0	0	0	DMAPR22	DMAPR21	DMAPR20
FFFFF176H	DMAIC3	DMAIF3	DMAMK3	0	0	0	DMAPR32	DMAPR31	DMAPR30
FFFFF178H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF17AH	WTIIC	WTIIF	WTIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF17CH	WTIC	WTIF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0

### 19.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

The IMR0 to IMR3 registers set the interrupt mask state for the maskable interrupts. The xxMKn bit of the IMR0 to IMR3 registers is equivalent to the xxICn.xxMKn bit.


The IMRm register can be read or written in 16-bit units (m = 0 to 3).

If the higher 8 bits of the IMRm register are used as an IMRmH register and the lower 8 bits as an IMRmL register, these registers can be read or written in 8-bit or 1-bit units (m = 0 to 3).

Reset sets these registers to FFFFH.

**Caution** The device file defines the xxICn.xxMKn bit as a reserved word. If a bit is manipulated using the name of xxMKn, the contents of the xxICn register, instead of the IMRm register, are rewritten (as a result, the contents of the IMRm register are also rewritten).

Figure A-1. Development Tool Configuration



(31/36)

Chapter	Classification	Function	Details of Function	Cautions	Page
Chapter 21	Soft	Standby function	Releasing IDLE2 mode	The interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and IDLE2 mode is not released.	p. 682 <input type="checkbox"/>
			STOP mode	Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.	p. 685 <input type="checkbox"/>
				If the STOP mode is set while an unmasked interrupt request signal is being held pending, the STOP mode is released immediately by the pending interrupt request.	p. 685 <input type="checkbox"/>
			Releasing STOP mode	The interrupt request that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and STOP mode is not released.	p. 685 <input type="checkbox"/>
			Subclock operation mode	When manipulating the CK3 bit, do not change the set values of the PCC.CK2 to PCC.CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details of the PCC register, see <b>6.3 (1) Processor clock control register (PCC)</b> .	p. 689 <input type="checkbox"/>
				If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied and set the subclock operation mode. Internal system clock ( $f_{CLK}$ ) > Subclock ( $f_{XT} = 32.768 \text{ kHz}$ ) $\times$ 4	p. 689 <input type="checkbox"/>
			Releasing subclock operation mode	When manipulating the CK3 bit, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details of the PCC register, see <b>6.3 (1) Processor clock control register (PCC)</b> .	p. 689 <input type="checkbox"/>
				Be sure to stop the PLL (PLLCTL.PLLON bit = 0) before stopping the main clock.	p. 690 <input type="checkbox"/>
				When the CPU is operating on the subclock and main clock oscillation is stopped, accessing a register in which a wait occurs is disabled. If a wait is generated, it can be released only by reset (see <b>3.4.8 (2)</b> ).	p. 690 <input type="checkbox"/>
			Sub-IDLE mode	Following the store instruction to the PSC register to set the sub-IDLE mode, insert the five or more NOP instructions.	p. 691 <input type="checkbox"/>
				If the sub-IDLE mode is set while an unmasked interrupt request signal is being held pending, the sub-IDLE mode is then released immediately by the pending interrupt request.	p. 691 <input type="checkbox"/>
			Releasing sub-IDLE mode	The interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and sub-IDLE mode is not released.	p. 691 <input type="checkbox"/>
				When the sub-IDLE mode is released, 12 cycles of the subclock (about 366 $\mu$ s) elapse from when the interrupt request signal that releases the sub-IDLE mode is generated to when the mode is released.	p. 691 <input type="checkbox"/>
			Operating status in sub-IDLE mode	Be sure to stop the PLL (PLLCTL.PLLON bit = 0) before stopping the main clock.	p. 692 <input type="checkbox"/>
				To realize low power consumption, stop the A/D and D/A converters before shifting to the sub-IDLE mode.	p. 692 <input type="checkbox"/>
Chapter 22	Soft	Reset function	Emergency operation mode	In emergency operation mode, do not access on-chip peripheral I/O registers other than registers used for interrupts, port function, WDT2, or timer M, each of which can operate with the internal oscillation clock. In addition, operation of CSIB0 to CSIB4 and UARTA0 using the externally input clock is also prohibited in this mode.	p. 693 <input type="checkbox"/>
			Reset function	An LVI circuit internal reset does not reset the LVI circuit.	p. 693 <input type="checkbox"/>
			RESF register	Only "0" can be written to each bit of this register. If writing "0" conflicts with setting the flag (occurrence of reset), setting the flag takes precedence.	p. 694 <input type="checkbox"/>
	Hard	Hardware status on RESET pin input	When the power is turned on, the following pin may output an undefined level temporarily, even during reset. • P53/SIB2/KR3/TIQ00/TOQ00/RTP03/DDO pin	p. 695 <input type="checkbox"/>	