



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Core Processor	STM8	
Core Size	8-Bit	
Speed	16MHz	
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART	
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT	
Number of I/O	28	
Program Memory Size	8KB (8K x 8)	
Program Memory Type	FLASH	
EEPROM Size	128 x 8	
RAM Size	1K x 8	
Voltage - Supply (Vcc/Vdd)	2.95V ~ 5.5V	
Data Converters	A/D 4x10b	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 85°C (TA)	
Mounting Type	Surface Mount	
Package / Case	32-LQFP	
Supplier Device Package	32-LQFP (7x7)	
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s003k3t6c	

11	Part	numbering
12	STM	B development tools100
	12.1	Emulation and in-circuit debugging tools
	12.2	Software tools
		12.2.1 STM8 toolset
		12.2.2 C and assembly toolchains
	12.3	Programming tools
13	Revi	sion history

List of figures

Figure 1.	STM8S003F3/K3 value line block diagram	11
Figure 2.	Flash memory organization	14
Figure 3.	STM8S003K3 LQFP32 pinout	22
Figure 4.	STM8S003F3 TSSOP20 pinout	25
Figure 5.	STM8S003F3 UFQFPN20 pinout	26
Figure 6.	Memory map	30
Figure 7.	Pin loading conditions	46
Figure 8.	Pin input voltage	47
Figure 9.	f _{CPUmax} versus V _{DD}	49
Figure 10.	External capacitor C _{EXT}	
Figure 11.	Typ. I _{DD(RUN)} vs V _{DD} , HSE user external clock, f _{CPU} = 16 MHz	58
Figure 12.	Typ. I _{DD(RUN)} vs f _{CPU} , HSE user external clock, V _{DD} = 5 V	
Figure 13.	Typ. I _{DD(RUN)} vs V _{DD} , HSI RC osc, f _{CPU} = 16 MHz	
Figure 14.	Typ. I _{DD(WFI)} vs. V _{DD} HSE user external clock, f _{CPU} = 16MHz	
Figure 15.	Typ. I _{DD(WFI)} vs. f _{CPU} , HSE user external clock, V _{DD} = 5 V	
Figure 16.	Typ. I _{DD(WFI)} vs V _{DD} , HSI RC osc, f _{CPU} = 16 MHz	
Figure 17.	HSE external clock source	
Figure 18.	HSE oscillator circuit diagram	
Figure 19.	Typical HSI frequency variation vs V _{DD} at 4 temperatures	
Figure 20.	Typical LSI frequency variation vs V _{DD} @ 4 temperatures	
Figure 21.	Typical V _{IL} and V _{IH} vs V _{DD} @ 4 temperatures	
Figure 22.	Typical pull-up resistance vs V _{DD} @ 4 temperatures	
Figure 23.	Typical pull-up current vs V _{DD} @ 4 temperatures	
Figure 24.	Typ. V_{OL} @ V_{DD} = 5 V (standard ports)	
Figure 25.	Typ. V_{OL} @ V_{DD} = 3.3 V (standard ports)	
Figure 26.	Typ. V _{OL} @ V _{DD} = 5 V (true open drain ports)	
Figure 27.	Typ. V_{OL} @ V_{DD} = 3.3 V (true open drain ports)	
Figure 28.	Typ. V_{OL} @ V_{DD} = 5 V (high sink ports)	
Figure 29.	Typ. V_{OL} @ V_{DD} = 3.3 V (high sink ports)	
Figure 30.	Typ. V _{DD} - V _{OH} @ V _{DD} = 5 V (standard ports)	
Figure 31.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 3.3 \text{ V (standard ports)}$	
Figure 32.	Typ. V _{DD} - V _{OH} @ V _{DD} = 5 V (high sink ports)	
Figure 33.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 3.3 \text{ V (high sink ports)}$	
Figure 34.	Typical NRST V _{II} and V _{IH} vs V _{DD} @ 4 temperatures	
Figure 35.	Typical NRST pull-up resistance vs V _{DD} @ 4 temperatures	
Figure 36.	Typical NRST pull-up current vs V _{DD} @ 4 temperatures	
Figure 37.	Recommended reset pin protection	
Figure 38.	SPI timing diagram - slave mode and CPHA = 0	
Figure 39.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	78
Figure 40.	SPI timing diagram - master mode ⁽¹⁾	
Figure 41.	Typical application with I ² C bus and timing diagram	
Figure 42.	ADC accuracy characteristics	
Figure 43.	Typical application with ADC	
Figure 44.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 45.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint	
Figure 46.	LQFP32 marking example (package top view)	
Figure 40.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	90
i igui e 📆 .	nackage outline	91



Figure 48.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package footprint	92
Figure 49.	TSSOP20 marking example (package top view)	93
Figure 50.	UFQFPN20 - 20-lead, 3 x 3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
_	package outline	94
Figure 51.	UFQFPN20 - 20-lead, 3 x 3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
_	package recommended footprint	95
Figure 52.	UFQFPN20 marking example (package top view)	96
Figure 53.	STM8S003F3/K3 value line ordering information scheme ⁽¹⁾	99



Table 6. STM8S003F3 pin description (continued)

	in o.				Input	t	-	Outp	out		Main	D.C. II	Alternate
TSSOP20	UFQFPN20	Pin name	Туре	floating	ndw	Ext. interr.	High sink ⁽¹⁾	Speed	OD	PP	function (after reset)	Default alternate function	function after remap [option bit]
14	11	PC4/CLK_CCO/ TIM1_ CH4/AIN2/ [TIM1_ CH2N]	1/0	<u>x</u>	х	х	HS	О3	х	х	Port C4	Configurable clock output/Timer 1 - channel 4/Analog input 2	Timer 1 - inverted channel 2 [AFR7]
15	12	PC5/ SPI_SCK [TIM2_ CH1]	I/O	<u>X</u>	Х	Х	HS	О3	х	Х	Port C5	SPI clock	Timer 2 - channel 1 [AFR0]
16	13	PC6/ SPI_MOSI [TIM1_ CH1]	I/O	<u>x</u>	х	Х	HS	О3	х	Х	Port C6	SPI master out/slave in	Timer 1 - channel 1 [AFR0]
17	14	PC7/ SPI_MISO [TIM1_ CH2]	I/O	<u>x</u>	х	Х	HS	О3	х	Х	Port C7	SPI master in/ slave out	Timer 1 - channel 2 [AFR0]
18	15	PD1/ SWIM ⁽⁴⁾	I/O	Х	<u>x</u>	Х	HS	04	Х	Х	Port D1	SWIM data interface	-
19	16	PD2/AIN3/ [TIM2_ CH3]	I/O	<u>X</u>	X	X	HS	О3	х	Х	Port D2	Analog input 3	Timer 2 - channel 3 [AFR1]
20	17	PD3/ AIN4/ TIM2_ CH2/ ADC_ ETR	I/O	<u>X</u>	x	x	HS	О3	х	x	Port D3	Analog input 4/ Timer 2 - channel 2/ADC external trigger	-

I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings.

477

^{2.} When the MCU is in halt/active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended d to use PA1 only in input mode if halt/active-halt is used in the application.

^{3.} In the open-drain output column, "T" defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented).

^{4.} The PD1 pin is in input pull-up during the reset phase and after internal reset release.

Table 8. I/O port hardware register map (continued)

Address	Block	Register label		
0x00 5014		PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0xXX ⁽¹⁾
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0xXX ⁽¹⁾
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00

^{1.} Depends on the external circuitry.

6.2.2 General hardware register map



Table 9. General hardware register map

Address Block		Register label	Register name	Reset status	
0x00 501E to 0x00 5059			Reserved area (60 byte)		
0x00 505A		FLASH_CR1	Flash control register 1	0x00	
0x00 505B		FLASH_CR2	Flash control register 2	0x00	
0x00 505C		FLASH_NCR2	Flash complementary control register 2	0xFF	
0x00 505D	Flash	FLASH_FPR	Flash protection register	0x00	
0x00 505E		FLASH _NFPR	Flash complementary protection register	0xFF	
0x00 505F		FLASH_IAPSR	Flash in-application programming status register	0x00	
0x00 5060 to 0x00 5061			Reserved area (2 byte)		
0x00 5062	Flash	FLASH_PUKR	Flash Program memory unprotection register	0x00	
0x00 5063					
0x00 5064	Flash	FLASH_DUKR	Data EEPROM unprotection register	0x00	
0x00 5065 to 0x00 509F			Reserved area (59 byte)		
0x00 50A0	ITC	EXTI_CR1	External interrupt control register 1	0x00	
0x00 50A1	ITC	EXTI_CR2	External interrupt control register 2	0x00	
0x00 50A2 to 0x00 50B2			Reserved area (17 byte)		
0x00 50B3	RST	RST_SR	Reset status register	0xXX ⁽¹⁾	
0x00 50B4 to 0x00 50BF			Reserved area (12 byte)		
0x00 50C0	CLK	CLK_ICKR	Internal clock control register	0x01	
0x00 50C1	CLK	CLK_ECKR	External clock control register	0x00	
0x00 50C2			Reserved area (1 byte)		
0x00 50C3		CLK_CMSR	Clock master status register	0xE1	
0x00 50C4		CLK_SWR	Clock master switch register	0xE1	
0x00 50C5		CLK_SWCR	Clock switch control register	0xXX	
0x00 50C6	CLV	CLK_CKDIVR	Clock divider register	0x18	
0x00 50C7	CLK	CLK_PCKENR1	Peripheral clock gating register 1	0xFF	
0x00 50C8		CLK_CSSR	Clock security system register	0x00	
0x00 50C9		CLK_CCOR	Configurable clock control register	0x00	
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF	
0x00 50CB		•	Reserved area (1 byte)		

Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5300		TIM2_CR1	TIM2 control register 1	0x00
0x00 5301			Reserved	
0x00 5302			Reserved	
0x00 5303		TIM2_IER	TIM2 interrupt enable register	0x00
0x00 5304		TIM2_SR1	TIM2 status register 1	0x00
0x00 5305		TIM2_SR2	TIM2 status register 2	0x00
0x00 5306		TIM2_EGR	TIM2 event generation register	0x00
0x00 5307		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00
0x00 5308		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00
0x00 5309		TIM2_CCMR3	TIM2 capture/compare mode register 3	0x00
0x00 530A		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00
0x00 530B	TIM2	TIM2_CCER2	TIM2 capture/compare enable register 2	0x00
0x00 530C		TIM2_CNTRH	TIM2 counter high	0x00
0x00 530D		TIM2_CNTRL	TIM2 counter low	0x00
0x00 530E		TIM2_PSCR	TIM2 prescaler register	0x00
0x00 530F		TIM2_ARRH	TIM2 auto-reload register high	0xFF
0x00 5310		TIM2_ARRL	TIM2 auto-reload register low	0xFF
0x00 5311		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00
0x00 5312		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00
0x00 5313		TIM2_CCR2H	TIM2 capture/compare reg. 2 high	0x00
0x00 5314		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00
0x00 5315		TIM2_CCR3H	TIM2 capture/compare register 3 high	0x00
0x00 5316		TIM2_CCR3L	TIM2 capture/compare register 3 low	0x00
0x00 5317 to 0x00 533F			Reserved area (43 byte)	
0x00 5340		TIM4_CR1	TIM4 control register 1	0x00
0x00 5341	1		Reserved	
0x00 5342			Reserved	
0x00 5343		TIM4_IER	TIM4 interrupt enable register	0x00
0x00 5344	TIM4	TIM4_SR	TIM4 status register	0x00
0x00 5345	7	TIM4_EGR	TIM4 event generation register	0x00
0x00 5346	7	TIM4_CNTR	TIM4 counter	0x00
0x00 5347	7	TIM4_PSCR	TIM4 prescaler register	0x00
0x00 5348	1	TIM4_ARR	TIM4 auto-reload register	0xFF

7 Interrupt vector mapping

Table 11. Interrupt mapping

IRQ no.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Vector address		
-	RESET	Reset	Yes	Yes	0x00 8000		
-	TRAP	Software interrupt	-	-	0x00 8004		
0	TLI	External top level interrupt	-	-	0x00 8008		
1	AWU	Auto wake up from halt	-	Yes	0x00 800C		
2	CLK	Clock controller	-	-	0x00 8010		
3	EXTI0	Port A external interrupts	Yes ⁽¹⁾	Yes ⁽¹⁾	0x00 8014		
4	EXTI1	Port B external interrupts	Yes	Yes	0x00 8018		
5	EXTI2	Port C external interrupts	Yes	Yes	0x00 801C		
6	EXTI3	Port D external interrupts	Yes	Yes	0x00 8020		
7	EXTI4	Port E external interrupts	Yes	Yes	0x00 8024		
8	-	Rese	erved		0x00 8028		
9	-	Rese	erved		0x00 802C		
10	SPI	End of transfer	Yes	Yes	0x00 8030		
11	TIM1	TIM1 update/overflow/underflow/trigger/break	-	-	0x00 8034		
12	TIM1	TIM1 capture/compare	-	-	0x00 8038		
13	TIM2	TIM2 update /overflow	-	-	0x00 803C		
14	TIM2	TIM2 capture/compare	-	-	0x00 8040		
15	-	Rese	erved		0x00 8044		
16	-	Rese	erved		0x00 8048		
17	UART1	Tx complete	-	-	0x00 804C		
18	UART1	Receive register DATA FULL	-	-	0x00 8050		
19	I ² C	I ² C interrupt	Yes	Yes	0x00 8054		
20	-	Rese	erved		0x00 8058		
21	-	Rese	erved		0x00 805C		
22	ADC1	ADC1 end of conversion/analog watchdog interrupt	-	-	0x00 8060		
23	TIM4	TIM4 update/overflow	-	-	0x00 8064		
24	Flash	EOP/WR_PG_DIS	EOP/WR_PG_DIS				
		Reserved	•		0x00 806C to 0x00 807C		

^{1.} Except PA1



Table 13. Option byte description (continued)


	Table 13. Option byte description (continued)					
Option byte no.	Description					
OPT1	UBC[7:0] User boot code area 0x00: no UBC, no write-protection 0x01: Pages 0 defined as UBC, memory write-protected 0x02: Pages 0 to 1 defined as UBC, memory write-protected Page 0 and page 1 contain the interrupt vectors.					
	0x7F: Pages 0 to 126 defined as UBC, memory write-protected Other values: Pages 0 to 127 defined as UBC, memory-write protected. Note: Refer to the family reference manual (RM0016) section on Flash/EEPROM write protection for more details.					
OPT2	AFR[7:0] Refer to the following section for alternate function remapping descriptions of bits [7:2] and [1:0] respectively.					
	HSITRIM: high-speed internal clock trimming register size 0: 3-bit trimming supported in CLK_HSITRIMR register 1: 4-bit trimming supported in CLK_HSITRIMR register					
	LSI_EN: Low speed internal clock enable 0: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source					
OPT3	IWDG_HW: Independent watchdog 0: IWDG Independent watchdog activated by software 1: IWDG Independent watchdog activated by hardware					
	WWDG_HW: Window watchdog activation 0: WWDG window watchdog activated by software 1: WWDG window watchdog activated by hardware					
	WWDG_HALT: Window watchdog reset on halt 0: No reset generated on halt if WWDG active 1: Reset generated on halt if WWDG active					
	EXTCLK: External clock selection 0: External crystal connected to OSCIN/OSCOUT 1: External clock signal on OSCIN					
OPT4	CKAWUSEL: Auto wakeup unit/clock 0: LSI clock source selected for AWU 1: HSE clock with prescaler selected as clock source for for AWU					
	PRSC[1:0] AWU clock prescaler 0x: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler 11: 4 MHz to 128 kHz prescaler					
OPT5	HSECNT[7:0]: HSE crystal oscillator stabilization time This configures the stabilization time. 0x00: 2048 HSE cycles 0xB4: 128 HSE cycles 0xD2: 8 HSE cycles 0xE1: 0.5 HSE cycles					



9.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 19*. Care should be taken to limit the series inductance to less than 15 nH.

Figure 10. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

9.3.2 Supply current characteristics

The current consumption is measured as described in Section 9.1.5: Pin input voltage.

Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by Peripheral Clock Gating registers) except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A.

Total current consumption in halt mode

Table 27. Total current consumption in halt mode at V_{DD} = 5 V

Symbol	Parameter	Conditions	Тур	Max at 85°C ⁽¹⁾	Unit
I an	Supply current in halt mode	Flash in operating mode, HSI clock after wakeup	63	75	μA
IDD(H)		Flash in power-down mode, HSI clock after wakeup	6.0	20	μΛ

^{1.} Data based on characterization results, not tested in production.

Table 28. Total current consumption in halt mode at V_{DD} = 3.3 V

	· · · · · · · · · · · · · · · · · · ·					
Symbol	Parameter	Conditions	Тур	Max at 85° C ⁽¹⁾	Unit	
I	Supply current in halt mode	Flash in operating mode, HSI clock after wakeup	60	75		
IDD(H)		Flash in power-down mode, HSI clock after wakeup	4.5	17	μΑ	

^{1.} Data based on characterization results, not tested in production.

Low-power mode wakeup times

Table 29. Wakeup times

Symbol	Parameter	Conditions			Тур	Max ⁽¹⁾	Unit
t _{WU(WFI)}	Wakeup time from wait	0 to 16 MHz			-	_(2)	
	mode to run mode ⁽³⁾	f _{CPU} = f _{MASTER} = 16 MHz.			0.56	-	
t _{WU(AH)}	Wakeup time active halt mode to run mode. (3)	MVR voltage regulator on ⁽⁴⁾	Flash in operating mode ⁽⁵⁾	HSI (after wakeup)	1 ⁽⁶⁾	2 ⁽⁶⁾	μs
			Flash in power-down mode ⁽⁵⁾		3 ⁽⁶⁾	-	
		MVR voltage regulator off ⁽⁴⁾	Flash in operating mode ⁽⁵⁾		48 ⁽⁶⁾	-	
			Flash in power-down mode ⁽⁵⁾		50 ⁽⁶⁾	-	
t _{WU(H)}	Wakeup time from halt mode to run mode ⁽³⁾	Flash in operating mode ⁽⁵⁾			52	-	İ
		Flash in power-down mode ⁽⁵⁾			54	-	

- 1. Data guaranteed by design, not tested in production.
- 2. $t_{WU(WFI)} = 2 \times 1/f_{master} + 7 \times 1/f_{CPU}$
- 3. Measured from interrupt event to interrupt vector fetch.
- 4. Configured by the REGAH bit in the CLK_ICKR register.
- 5. Configured by the AHALT bit in the FLASH_CR1 register.
- 6. Plus 1 LSI clock depending on synchronization.

56/103 DocID018576 Rev 8



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE}	External high speed oscillator frequency	-	1	-	- 16	
R_{F}	Feedback resistor	-	-	220	-	kΩ
C ⁽¹⁾	Recommended load capacitance (2)	-	-	-	20	pF
	USE oscillator power consumption	C = 20 pF, f _{OSC} = 16 MHz	-	-	6 (startup) 1.6 (stabilized) ⁽³⁾	mA
IDD(HSE)	HSE oscillator power consumption	C = 10 pF, f _{OSC} = 16 MHz	-	-	6 (startup) 1.2 (stabilized) ⁽³⁾	IIIA
9 _m	Oscillator transconductance	-	5	-	-	mA/V
$t_{\rm SU(HSE)}^{(4)}$	Startup time	V _{DD} is stabilized	-	1	-	ms

Table 33. HSE oscillator characteristics

- 1. C is approximately equivalent to 2 x crystal Cload.
- The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R_m value. Refer to crystal manufacturer for more details
- 3. Data based on characterization results, not tested in production.
- 4. $t_{SU(HSE)}$ is the start-up time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.






Figure 18. HSE oscillator circuit diagram








Symbol Conditions Parameter Min Max Unit Output low level with 8 pins sunk I_{IO} = 10 mA, V_{DD} = 5 V 8.0 1.0⁽¹⁾ I_{IO} = 10 mA, V_{DD} = 3.3 V Output low level with 4 pins sunk V_{OL} $1.5^{(1)}$ Output low level with 4 pins sunk I_{IO} = 20 mA, V_{DD} = 5 V I_{IO} = 10 mA, V_{DD} = 5 V Output high level with 8 pins sourced 4.0 $2.1^{(1)}$ I_{IO} = 10 mA, V_{DD} = 3.3 V V_{OH} Output high level with 4 pins sourced 3.3⁽¹⁾ I_{IO} = 20 mA, V_{DD} = 5 V Output high level with 4 pins sourced

Table 41. Output driving current (high sink ports)

Typical output level curves

Figure 25 to *Figure 32* show typical output level curves measured with output on a single pin.



^{1.} Data based on characterization results, not tested in production

Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling two LEDs through the I/O ports), the product is monitored in terms of emission. Emission tests conform to the IEC 61967-2 standard for test software, board layout and pin loading.

Conditions $\rm Max \; f_{HSE}/f_{CPU}^{(1)}$ **Symbol Parameter** Unit Monitored **General conditions** 16 MHz/ 16 MHz/ frequency band 8 MHz 16 MHz 0.1 MHz to 30 MHz 5 5 $V_{DD} = 5 V$ $T_A = 25 \, ^{\circ}C$ Peak level 30 MHz to 130 MHz 4 5 dB_µV LQFP32 package S_{EMI} 130 MHz to 1 GHz 5 5 conforming to IEC 61967-2 FMI level 2.5 2.5

Table 49. EMI data

Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, DLU and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (one positive then one negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). One model can be simulated: the Human Body Model (HBM). This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

U					
Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (Human body model)	T _A = 25°C, conforming to JESD22-A114	Α	4000	٧
V _{ESD(CDM)}	Electrostatic discharge voltage (Charge device model)	T _A = 25°C, conforming to JESD22-C101	IV	1000	٧

Table 50. ESD absolute maximum ratings

86/103 DocID018576 Rev 8

^{1.} Data based on characterization results, not tested in production.

^{1.} Data based on characterization results, not tested in production.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 46. LQFP32 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

577

10.4.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code (see *Figure 53: STM8S003F3/K3 value line ordering information scheme(1)*).

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

- Maximum ambient temperature T_{Amax} = 75 °C (measured according to JESD51-2)
- I_{DDmax} = 8 mA, V_{DD} = 5.0 V
- Maximum 20 I/Os used at the same time in output at low level with

$$I_{OL}$$
 = 8 mA, V_{OL} = 0.4 V

 $P_{INTmax} = 8 \text{ mA } x 5.0 \text{ V} = 400 \text{ mW}$

 P_{Dmax} = 400 mW + 64 mW

Thus: P_{Dmax} = 464 mW

Using the values obtained in Section Table 55.: Thermal characteristics T_{Jmax} is calculated as follows for LQFP32 7 x 7 mm = 60 °C/W:


$$T_{Jmax}$$
 = 75 °C + (60 °C/W x 464 mW) = 75 °C + 27.8 °C = 102.8 °C

This is within the range of the suffix 6 version parts (-40 < T_J < 105 °C).

In this case, parts must be ordered at least with the temperature range suffix 6.

11 Part numbering

Figure 53. STM8S003F3/K3 value line ordering information scheme⁽¹⁾



- For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the ST Sales Office nearest to you.
- 2. Refer to Table 1: STM8S003F3/K3 value line features for detailed description.
- 3. TSSOP and UFQFPN packages.
- 4. LQFP package.



12.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST Visual Develop (STVD) IDE and the ST Visual Programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8. A free version that outputs up to 16 Kbytes of code is available.

12.2.1 STM8 toolset

STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at www.st.com. This package includes:

ST Visual Develop - Full-featured integrated development environment from ST, featuring

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

ST Visual Programmer (STVP) – Easy-to-use, unlimited graphical interface allowing read, write and verify the user STM8 microcontroller Flash program memory, data EEPROM and option bytes. STVP also offers project mode for saving programming configurations and automating programming sequences.

12.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of user application directly from an easy-to-use graphical interface.

Available toolchains include:

- **Cosmic C compiler for STM8** One free version that outputs up to 16 Kbytes of code is available. For more information, see www.cosmic-software.com.
- Raisonance C compiler for STM8 One free version that outputs up to 16 Kbytes of code. For more information, see www.raisonance.com.
- **STM8 assembler linker** Free assembly toolchain included in the STVD toolset, which allows users to assemble and link the user application source code.

12.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8 Flash microcontroller on user application board via the SWIM protocol. Additional tools are to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming the user STM8.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

