



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I <sup>2</sup> S, LCD, LVD, POR, PWM, WDT
Number of I/O	78
Program Memory Size	256KB (256K × 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 37x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-LFBGA
Supplier Device Package	121-MAPBGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk51dx256cmc10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK51 and MK51.

# 2 Part identification

### 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

# 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

# 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
K##	Kinetis family	• K51
A	Key attribute	<ul> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
Μ	Flash memory type	<ul> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>

Table continues on the next page...



#### Terminology and guidelines

Field	Description	Values
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> <li>1M0 = 1 MB</li> <li>2M0 = 2 MB</li> </ul>
R	Silicon revision	<ul> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LK = 80 LQFP (12 mm x 12 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>LQ = 144 LQFP (20 mm x 20 mm)</li> <li>MD = 144 MAPBGA (13 mm x 13 mm)</li> <li>MJ = 256 MAPBGA (17 mm x 17 mm)</li> </ul>
cc	Maximum CPU frequency (MHz)	<ul> <li>5 = 50 MHz</li> <li>7 = 72 MHz</li> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> <li>15 = 150 MHz</li> </ul>
N	Packaging type	<ul> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>

#### 2.4 Example

This is an example part number:

MK51DN512ZVMD10

# 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.



reminology and guidelines

# 3.6 Relationship between ratings and operating requirements



### 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.



# 4 Ratings

# 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

# 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

# 4.4 Voltage and current operating ratings



5.2 Nonswitching electrical specifications

# 5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>BAT</sub>	RTC battery supply voltage	1.71	3.6	V	
V <sub>IH</sub>	Input high voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	_	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
VIL	Input low voltage				
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I <sub>ICDIO</sub>	Digital pin negative DC injection current — single pin				1
	• V <sub>IN</sub> < V <sub>SS</sub> -0.3V	-5	_	mA	
I <sub>ICAIO</sub>	Analog <sup>2</sup> , EXTAL, and XTAL pin DC injection current —				3
	$\frac{1}{2} = \frac{1}{2} \left( \frac{1}{2} + \frac{1}{2} \right) \left( \frac{1}{2}$	Б		mA	
	• $v_{\rm IN} < v_{\rm SS}$ -0.3V (Negative current injection)	-5			
	• $v_{IN} > v_{DD} + 0.3v$ (Positive current injection)		+5		
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit,				
	includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins				
	Negative current injection	-25	—	mA	
	Positive current injection	_	+25		
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	4
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	—	V	
V <sub>RFVBAT</sub>	$V_{BAT}$ voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	—	V	

- All 5 V tolerant digital I/O pins are internally clamped to V<sub>SS</sub> through an ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> is less than V<sub>DIO\_MIN</sub>, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>DIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICDIO</sub>I.
- 2. Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- 3. All analog pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> through ESD protection diodes. If V<sub>IN</sub> is less than V<sub>AIO\_MIN</sub> or greater than V<sub>AIO\_MAX</sub>, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>AIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICAIO</sub>I. The positive injection current limiting resistor is calculated as R=(V<sub>AIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICAIO</sub>I. The positive injection current limiting resistor is exposed to positive and negative injection currents.
- 4. Open drain outputs must be pulled to VDD.



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	1.71	_	mA	7
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	—	0.77		mA	8
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V					
	• @ -40 to 25°C	—	0.74	1.41	mA	
	• @ 70°C	—	2.45	11.5	mA	
	• @ 105°C	—	6.61	30	mA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V					
	• @ -40 to 25°C	—	83	435	μA	
	• @ 70°C	—	425	2000	μA	
	• @ 105°C	—	1280	4000	μA	
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0 V					9
	● @ -40 to 25°C	—	4.58	19.9	μA	
	• @ 70°C	—	30.6	105	μA	
	• @ 105°C	—	137	500	μA	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V					9
	● @ -40 to 25°C	—	3.0	23	μA	
	• @ 70°C	—	18.6	43	μA	
	• @ 105°C	—	84.9	230	μA	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V					
	● @ -40 to 25°C	—	2.2	5.4	μA	
	• @ 70°C	—	9.3	35	μA	
	• @ 105°C	—	41.4	128	μA	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V					
	● @ -40 to 25°C	—	2.1	9	μA	
	• @ 70°C	—	7.6	28	μA	
	• @ 105°C	—	33.5	95.5	μΑ	
I <sub>DD_VBAT</sub>	Average current with RTC and 32kHz disabled at 3.0 V					
	• @ -40 to 25°C		0.19	0.22	uА	
	• @ 70°C		0.49	0.64	uA	
	• @ 105°C	_	2.2	3.2	μΑ	

Table 6. Power consumption operating benaviors (continued	Table 6.	Power	consumption	operating	behaviors	(continued)
---	----------	-------	-------------	-----------	-----------	-------------

Table continues on the next page...





Figure 2. Run mode supply current vs. core frequency

# 5.2.6 EMC radiated emissions operating behaviors

# Table 7. EMC radiated emissions operating behaviors for 144LQFP and 144MAPBGA

Symbol	Description	Frequency band (MHz)	144LQFP	144MAPBGA	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	23	12	dBµV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	27	24	dBµV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	28	27	dBµV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	14	11	dBµV	
V <sub>RE_IEC</sub>	IEC level	0.15–1000	К	к	_	2, 3

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

#### K51 Sub-Family Data Sheet, Rev. 3, 6/2013.



General

- 1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75 pF load
- 5. 15 pF load

## 5.4 Thermal specifications

#### 5.4.1 Thermal operating requirements

#### Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	85	°C

#### 5.4.2 Thermal attributes

Board type	Symbol	Description	121 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	65	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	36	°C/W	1
Single-layer (1s)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	52	°C/W	1
Four-layer (2s2p)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	31	°C/W	1
_	R <sub>θJB</sub>	Thermal resistance, junction to board	17	°C/W	2
_	R <sub>θJC</sub>	Thermal resistance, junction to case	13	°C/W	3

Table continues on the next page ...



#### Peripheral operating requirements and behaviors

Board type	Symbol	Description	121 MAPBGA	Unit	Notes
	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	3	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air).

# 6 Peripheral operating requirements and behaviors

#### 6.1 Core modules

#### 6.1.1 Debug trace timing specifications

#### Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit	
T <sub>cyc</sub>	Clock period	Frequency	Frequency dependent		
T <sub>wi</sub>	Low pulse width	2	—	ns	
T <sub>wh</sub>	High pulse width	2	—	ns	
T <sub>r</sub>	Clock and data rise time	—	3	ns	
T <sub>f</sub>	Clock and data fall time	—	3	ns	
Ts	Data setup	3	—	ns	
T <sub>h</sub>	Data hold	2	—	ns	



Figure 3. TRACE\_CLKOUT specifications

#### K51 Sub-Family Data Sheet, Rev. 3, 6/2013.



Table 15. MCG specifications (continued
---

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>pll_lock</sub>	Lock detector detection time	_	_	150 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	S	9

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature should be considered.
- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

#### 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

#### 6.3.2.1 Oscillator DC electrical specifications Table 16. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	—	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	—	500	—	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
1		1	1		1	1

Table continues on the next page...



#### 6.4.1.4 Reliability specifications

Table 23. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes		
	Program Flash							
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years			
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	—	years			
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2		
	Data	Flash						
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	50	—	years			
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	_	years			
n <sub>nvmcycd</sub>	Cycling endurance	10 K	50 K	—	cycles	2		
	FlexRAM a	s EEPROM						
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	50	_	years			
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	20	100	_	years			
	Write endurance					3		
n <sub>nvmwree16</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 16</li> </ul>	35 K	175 K	_	writes			
n <sub>nvmwree128</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 128</li> </ul>	315 K	1.6 M	_	writes			
n <sub>nvmwree512</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 512</li> </ul>	1.27 M	6.4 M	_	writes			
n <sub>nvmwree4k</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 4096</li> </ul>	10 M	50 M	_	writes			
n <sub>nvmwree32k</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 32,768</li> </ul>	80 M	400 M		writes			

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40°C  $\leq$  T<sub>i</sub>  $\leq$  125°C.

3. Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.

#### 6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the flash memory module to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.



Peripheral operating requirements and behaviors



Figure 9. EEPROM backup writes to FlexRAM

# 6.4.2 EzPort switching specifications

Table 24. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	—	f <sub>SYS</sub> /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	—	f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	—	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5		ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5		ns
EP5	EZP_D input valid to EZP_CK high (setup)	2		ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	—	ns
EP7	EZP_CK low to EZP_Q output valid	—	16	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	—	12	ns



Peripheral operating requirements and behaviors

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>PP,DIFF</sub>	Maximum differential input signal swing		$\left(\frac{\min(V)}{V}\right)$	(x,V <sub>DDA</sub> –V <sub>x</sub> ) Gain	-0.2)×4)	V	6
			where V <sub>2</sub>	$K = V_{REFPG}$	<sub>A</sub> × 0.583		
SNR	Signal-to-noise	• Gain=1	80	90	—	dB	16-bit
	ratio	• Gain=64	52	66	_	dB	differential mode, Average=32
THD	Total harmonic	Gain=1	85	100	—	dB	16-bit
	distortion	• Gain=64	49	95	_	dB	differential mode, Average=32, f <sub>in</sub> =100Hz
SFDR	Spurious free	Gain=1	85	105		dB	16-bit
	dynamic range	• Gain=64	53	88	_	dB	differential mode, Average=32,
							f <sub>in</sub> =100Hz
ENOB	Effective number	• Gain=1, Average=4	11.6	13.4	—	bits	16-bit
	OF DITS	• Gain=1, Average=8	8.0	13.6	—	bits	mode,f <sub>in</sub> =100Hz
		Gain=64, Average=4	7.2	9.6		bits	
		Gain=64, Average=8	6.3	9.6		bits	
		• Gain=1, Average=32	12.8	14.5	_	bits	
		Gain=2, Average=32	11.0	14.3	_	bits	
		• Gain=4, Average=32	7.9	13.8	_	bits	
		• Gain=8, Average=32	7.3	13.1	_	bits	
		Gain=16, Average=32	6.8	12.5	_	bits	
		• Gain=32, Average=32	6.8	11.5	_	bits	
		• Gain=64, Average=32	7.5	10.6	—	bits	
SINAD	Signal-to-noise plus distortion ratio	See ENOB	6.02	× ENOB +	1.76	dB	

#### Table 28. 16-bit ADC with PGA characteristics (continued)

- 1. Typical values assume  $V_{DDA}$  =3.0V, Temp=25°C, f<sub>ADCK</sub>=6MHz unless otherwise stated.
- 2. This current is a PGA module adder, in addition to ADC conversion currents.
- Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage (V<sub>CM</sub>) and the PGA gain.
- 4. Gain =  $2^{PGAG}$
- 5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
- 6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.



rempheral operating requirements and behaviors



Figure 15. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

#### 6.6.3 12-bit DAC electrical characteristics

#### 6.6.3.1 12-bit DAC operating requirements Table 30. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
T <sub>A</sub>	Temperature	Operating temperature range of the device		°C	
CL	Output load capacitance	_	100	pF	2
١L	Output load current		1	mA	

1. The DAC reference can be selected to be V<sub>DDA</sub> or the voltage output of the VREF module (VREF\_OUT)

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC



#### 6.6.3.2 12-bit DAC operating behaviors Table 31. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode	_	—	330	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	1200	μΑ	
tDACLP	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	_	—	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	—	—	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	—	±1	LSB	4
VOFFSET	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} > = 2.4 V$	60	—	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	—	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance load = $3 \text{ k}\Omega$	_	—	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	<ul> <li>High power (SP<sub>HP</sub>)</li> </ul>	1.2	1.7	_		
	Low power (SP <sub>LP</sub> )	0.05	0.12	—		
СТ	Channel to channel cross talk	-	_	-80	dB	
BW	3dB bandwidth				kHz	
	• High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	—		

1. Settling within ±1 LSB

- 2. The INL is measured for 0+100mV to  $V_{DACR}$ -100 mV
- 3. The DNL is measured for 0+100 mV to  $V_{\text{DACR}}\text{--}100 \text{ mV}$
- 4. The DNL is measured for 0+100mV to  $V_{DACR}\mbox{--}100$  mV with  $V_{DDA}\mbox{-}2.4V$
- 5. Calculated by a best fit curve from  $V_{\text{SS}}\text{+}100\mbox{ mV}$  to  $V_{\text{DACR}}\text{-}100\mbox{ mV}$
- 6. VDDA = 3.0V, reference select set for VDDA (DACx\_CO:DACRFS = 1), high power mode(DACx\_CO:LPEN = 0), DAC set to 0x800, Temp range from -40C to 105C



#### rempheral operating requirements and behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>OS</sub>	Input offset voltage	—	±3	±5	mV	
α <sub>VOS</sub>	Input offset voltage temperature coefficient	—	4.8	_	μV/C	
I <sub>OS</sub>	Input offset current	_	±300	±600	рА	
I <sub>BIAS</sub>	Input bias current	_	±300	±600	рА	
R <sub>OUT</sub>	Output AC impedance	_	—	1500	Ω	<ul><li>@ 100kHz,</li><li>High speed</li><li>mode</li></ul>
X <sub>IN</sub>	AC input impedance (f <sub>IN</sub> =100kHz)	_	159	_	kΩ	
CMRR	Input common mode rejection ratio	_	70	_	dB	
PSRR	Power supply rejection ratio	—	70	_	dB	
SR	Slew rate ( $\Delta V_{IN}$ =500mV) — Low-power mode	0.1	_	_	V/µs	
SR	Slew rate ( $\Delta V_{IN}$ =500mV) — High speed mode	1.5	3.5	_	V/µs	
GBW	Unity gain bandwidth — Low-power mode 50pF	0.15	_	_	MHz	
GBW	Unity gain bandwidth — High speed mode 50pF	1	_	_	MHz	
A <sub>V</sub>	DC open-loop voltage gain	80	_	_	dB	
GM	Gain margin	_	20	_	dB	
PM	Phase margin	60	69		deg	

#### Table 36. TRIAMP limited range operating behaviors

#### 6.6.7 Voltage reference electrical specifications

Table 27	VDEE full_range	oporating	roquiromonte
Table Sr.	VILLE IUII-Lange	operating	requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71	3.6	V	
T <sub>A</sub>	Temperature	Operating t range of t	emperature he device	°C	
CL	Output load capacitance	1(	00	nF	1, 2

1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.

 The load capacitance should not exceed +/-25% of the nominal specified C<sub>L</sub> value over the operating temperature range of the device.

Table 38.	VREF full-range operating behaviors
-----------	-------------------------------------

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal $V_{\text{DDA}}$ and temperature=25C	1.1915	1.195	1.1977	V	
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	_	1.2376	V	
V <sub>out</sub>	Voltage reference output — user trim	1.193	_	1.197	V	
V <sub>step</sub>	Voltage reference trim step		0.5	_	mV	

Table continues on the next page...

#### K51 Sub-Family Data Sheet, Rev. 3, 6/2013.



Symbol	Description	Min.	Тур.	Max.	Unit	Notes			
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV				
I <sub>bg</sub>	Bandgap only current	—	—	80	80 μΑ				
I <sub>lp</sub>	Low-power buffer current	_	_	360	uA	1			
I <sub>hp</sub>	High-power buffer current	_	—	1	mA	1			
$\Delta V_{LOAD}$	Load regulation				μV	1, 2			
	• current = ± 1.0 mA	—	200	—					
T <sub>stup</sub>	Buffer startup time	—	—	100	μs				
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)		2		mV	1			

Table 38. VREF full-range operating behaviors (continued)

- 1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
- 2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

#### Table 39. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

#### Table 40. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

# 6.7 Timers

See General switching specifications.

# 6.8 Communication interfaces

### 6.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.



# 8 Pinout

# 8.1 K51 signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

121	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
MAP											
E4	PTE0	ADC1 SE4a	ADC1 SE4a	PTE0	SPI1 PCS1	UART1 TX	SDHC0 D1	FB AD27	I2C1 SDA	RTC CLKOUT	
E3	PTE1/	ADC1_SE5a	ADC1_SE5a	PTE1/	SPI1_SOUT	UART1_RX	SDHC0_D0	FB_AD26	I2C1_SCL	SPI1_SIN	
		1001.050	4004.050					50 4005			
E2	LLWU_P1	ADC1_SE6a	ADC1_SE6a	LLWU_P1	SPI1_SCK	UARI1_CIS_D	SDHC0_DCLK	FB_AD25			
F4	PTE3	ADC1_SE7a	ADC1_SE7a	PTE3	SPI1_SIN	UART1_RTS_b	SDHC0_CMD	FB_AD24		SPI1_SOUT	
E7	VDD	VDD	VDD								
F7	VSS	VSS	VSS								
H7	PTE4/ LLWU_P2	DISABLED		PTE4/ LLWU_P2	SPI1_PCS0	UART3_TX	SDHC0_D3	FB_CS3_b/ FB_BE7_0_b	FB_TA_b		
G4	PTE5	DISABLED		PTE5	SPI1_PCS2	UART3_RX	SDHC0_D2	FB_TBST_b/ FB_CS2_b/ FB_BE15_8_b			
F3	PTE6	DISABLED		PTE6	SPI1_PCS3	UART3_CTS_b	I2S0_MCLK	FB_ALE/ FB_CS1_b/ FB_TS_b		USB_SOF_ OUT	
E6	VDD	VDD	VDD								
G7	VSS	VSS	VSS								
L6	VSS	VSS	VSS								
F1	USB0_DP	USB0_DP	USB0_DP								
F2	USB0_DM	USB0_DM	USB0_DM								
G1	VOUT33	VOUT33	VOUT33								
G2	VREGIN	VREGIN	VREGIN								
H1	ADC0_DP1/ OP0_DP0	ADC0_DP1/ OP0_DP0	ADC0_DP1/ OP0_DP0								
H2	ADC0_DM1/ OP0_DM0	ADC0_DM1/ OP0_DM0	ADC0_DM1/ OP0_DM0								
J1	ADC1_DP1/ OP1_DP0/ OP1_DM1	ADC1_DP1/ OP1_DP0/ OP1_DM1	ADC1_DP1/ OP1_DP0/ OP1_DM1								
J2	ADC1_DM1/ OP1_DM0	ADC1_DM1/ OP1_DM0	ADC1_DM1/ OP1_DM0								



121 Map Bga	Pin Name	Default	ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
K1	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3								
K2	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3								
L1	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3								
L2	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3								
F5	VDDA	VDDA	VDDA								
G5	VREFH	VREFH	VREFH								
G6	VREFL	VREFL	VREFL								
F6	VSSA	VSSA	VSSA								
J3	ADC1_SE16/ OP1_OUT/ CMP2_IN2/ ADC0_SE22/ OP0_DP2/ OP1_DP2	ADC1_SE16/ OP1_OUT/ CMP2_IN2/ ADC0_SE22/ OP0_DP2/ OP1_DP2	ADC1_SE16/ OP1_OUT/ CMP2_IN2/ ADC0_SE22/ OP0_DP2/ OP1_DP2								
НЗ	ADC0_SE16/ OP0_OUT/ CMP1_IN2/ ADC0_SE21/ OP0_DP1/ OP1_DP1	ADC0_SE16/ OP0_OUT/ CMP1_IN2/ ADC0_SE21/ OP0_DP1/ OP1_DP1	ADC0_SE16/ OP0_OUT/ CMP1_IN2/ ADC0_SE21/ OP0_DP1/ OP1_DP1								
L3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18								
К3	Trio_out/ op1_dm2	TRI0_OUT/ OP1_DM2	TRI0_OUT/ OP1_DM2								
H4	TRI0_DM	TRI0_DM	TRI0_DM								
J4	TRI0_DP	TRI0_DP	TRI0_DP								
H5	TRI1_DM	TRI1_DM	TRI1_DM								
J5	TRI1_DP	TRI1_DP	TRI1_DP								
H6	TRI1_OUT/ CMP2_IN5/ ADC1_SE22	TRI1_OUT/ CMP2_IN5/ ADC1_SE22	TRI1_OUT/ CMP2_IN5/ ADC1_SE22								
K5	DAC0_OUT/ CMP1_IN3/ ADC0_SE23/ OP0_DP4/ OP1_DP4	DAC0_OUT/ CMP1_IN3/ ADC0_SE23/ OP0_DP4/ OP1_DP4	DAC0_OUT/ CMP1_IN3/ ADC0_SE23/ OP0_DP4/ OP1_DP4								
K4	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/								



121	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
MAP BGA											
B1	PTD10	DISABLED		PTD10		UART5_RTS_b		FB_AD9			
C2	PTD11	DISABLED		PTD11	SPI2_PCS0	UART5_CTS_b	SDHC0_CLKIN	FB_AD8			
C1	PTD12	DISABLED		PTD12	SPI2_SCK		SDHC0_D4	FB_AD7			
D2	PTD13	DISABLED		PTD13	SPI2_SOUT		SDHC0_D5	FB_AD6			
D1	PTD14	DISABLED		PTD14	SPI2_SIN		SDHC0_D6	FB_AD5			
E1	PTD15	DISABLED		PTD15	SPI2_PCS1		SDHC0_D7	FB_RW_b			

#### 8.2 K51 pinouts

The figure below shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.